- 您現在的位置：買賣IC網 > PDF目錄192296 > S29GL032M10FAIR33 (SPANSION LLC) MirrorBit Flash Family PDF資料下載
參數資料
| 型號： | S29GL032M10FAIR33 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | MirrorBit Flash Family |
| 中文描述： | 2M X 16 FLASH 3V PROM, 100 ns, PBGA64 |
| 封裝： | 13 X 11 MM, FORTIFIED, BGA-64 |
| 文件頁數： | 35/116頁 |
| 文件大小： | 6024K |
| 代理商： | S29GL032M10FAIR33 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
February 7, 2007 S29GL-M_00_B8
S29GL-M MirrorBitTM Flash Family
23
Data
Sheet
The internal state machine is set for reading array data upon device power-up, or after a hardware
reset. This ensures that no spurious alteration of the memory content occurs during the power
transition. No command is necessary in this mode to obtain array data. Standard microprocessor
read cycles that assert valid addresses on the device address inputs produce valid data on the
device data outputs. The device remains enabled for read access until the command register con-
tents are altered.
See Reading Array Data for more information. See AC Characteristics for timing specifications and
the timing diagram. See DC Characteristics for the active current specification on reading array
data.
Page Mode Read
The device is capable of fast page mode read and is compatible with the page mode Mask ROM
read operation. This mode provides faster read access speed for random locations within a page.
The page size of the device is 4 words/8 bytes. The appropriate page is selected by the higher
address bits A(max)–A2. Address bits A1–A0 in word mode (A1–A-1 in byte mode) determine the
specific word within a page. This is an asynchronous operation; the microprocessor supplies the
specific word location.
The random or initial page access is equal to tACC or tCE and subsequent page read accesses (as
long as the locations specified by the microprocessor falls within that page) is equivalent to tPACC.
When CE# is deasserted and reasserted for a subsequent access, the access time is tACC or tCE.
Fast page mode accesses are obtained by keeping the “read-page addresses” constant and
changing the “intra-read page” addresses.
Writing Commands/Command Sequences
To write a command or command sequence (which includes programming data to the device and
erasing sectors of memory), the system must drive WE# and CE# to VIL, and OE# to VIH.
The device features an Unlock Bypass mode to facilitate faster programming. Once the device
enters the Unlock Bypass mode, only two write cycles are required to program a word, instead of
four. Word Program Command Sequence contains details on programming data to the device
using both standard and Unlock Bypass command sequences.
An erase operation can erase one sector, multiple sectors, or the entire device. Table 6 and
Table 16 indicates the address space that each sector occupies.
See DC Characteristics for the active current specification for the write mode. AC Characteristics
contains timing specification tables and timing diagrams for write operations.
Write Buffer
Write Buffer Programming allows the system write to a maximum of 16 words/32 bytes in one
programming operation. This results in faster effective programming time than the standard pro-
gramming algorithms. See Write Buffer Programming for more information.
Accelerated Program Operation
The device offers accelerated program operations through the ACC function. This is one of two
functions provided by the WP#/ACC or ACC pin, depending on model number. This function is pri-
marily intended to allow faster manufacturing throughput at the factory.
If the system asserts VHH on this pin, the device automatically enters the aforementioned Unlock
Bypass mode, temporarily unprotects any protected sector groups, and uses the higher voltage
on the pin to reduce the time required for program operations. The system would use a two-cycle
program command sequence as required by the Unlock Bypass mode. Removing VHH from the
WP#/ACC or ACC pin, depending on model number, returns the device to normal operation. Note
that the WP#/ACC or ACC pin must not be at VHH for operations other than accelerated program-
ming, or device damage may result. WP# has an internal pullup; when unconnected, WP# is at
VIH.
Autoselect Functions
If the system writes the autoselect command sequence, the device enters the autoselect mode.
The system can then read autoselect codes from the internal register (which is separate from the
memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. See Autoselect
Mode and Autoselect Command Sequence for more information.
相關PDF資料 |
PDF描述 |
|---|---|
| S29GL032M10FAIR40 | MirrorBit Flash Family |
| S29GL032M10FAIR42 | MirrorBit Flash Family |
| S29GL032M10FAIR43 | CAPACITOR TANT 330UF 4V 20% SMD |
| S29GL032M10FFIR12 | MirrorBit Flash Family |
| S29GL032M10FFIR20 | MirrorBit Flash Family |
相關代理商/技術參數 |
參數描述 |
|---|---|
| S29GL032M10FAIR40 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:3.0 Volt-only Page Mode Flash Memory featuring 0.23 um MirrorBit process technology |
| S29GL032M10FAIR42 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10FAIR43 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
| S29GL032M10FAIR50 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10FAIR52 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
發布緊急采購，3分鐘左右您將得到回復。