- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98228 > THS5661AIDWG4 (TEXAS INSTRUMENTS INC) PARALLEL, WORD INPUT LOADING, 0.035 us SETTLING TIME, 12-BIT DAC, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | THS5661AIDWG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | PARALLEL, WORD INPUT LOADING, 0.035 us SETTLING TIME, 12-BIT DAC, PDSO28 |
| 封裝： | GREEN, PLASTIC, SOIC-28 |
| 文件頁數(shù)： | 15/32頁 |
| 文件大小： | 821K |
| 代理商： | THS5661AIDWG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
THS5661A
12-BIT, 125 MSPS, CommsDAC
DIGITAL-TO-ANALOG CONVERTER
SLAS247B – NOVEMBER 1999 REVISED SEPTEMBER 2002
22
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
sleep mode
The THS5661A features a power-down mode that turns off the output current and reduces the supply current
to less than 5 mA over the analog supply range of 3 V to 5.5 V and temperature range. The power-down mode
is activated by applying a logic level 1 to the SLEEP pin (e.g., by connecting pin SLEEP to AVDD). An internal
pulldown circuit at node SLEEP ensures that the THS5661A is enabled if the input is left disconnected.
Power-up and power-down activation times depend on the value of external capacitor at node SLEEP. For a
nominal capacitor value of 0.1
F power down takes less than 5 s, and approximately 3 ms to power backup.
The SLEEP mode should not be used when an external control amplifier is used, as shown in Figure 25.
definitions of specifications and terminology
integral nonlinearity (INL)
The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum
deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale
errors.
differential nonlinearity (DNL)
The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the
measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage
changes in the same direction (or remains constant) as a change in the digital input code.
offset error
Offset error is defined as the deviation of the output current from the ideal of zero at a digital input value of 0.
gain error
Gain error is defined as the percentage error between the measured full-scale output current and the value of
32x V(EXTIO)/RBIAS. A V(EXTIO) of 1.25 V is used to measure the gain error with external reference voltage
applied. With internal reference, this error includes the deviation of V(EXTIO) (internal bandgap reference
voltage) from the typical value of 1.25 V.
signal-to-noise ratio + distortion (S/N+D or SINAD)
S/N+D or SINAD is the ratio of the rms value of the output signal to the rms sum of all other spectral components
below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in
decibels.
spurious free dynamic range (SFDR)
SFDR is the difference between the rms value of the output signal and the rms value of the largest spurious
signal within a specified bandwidth. The value for SFDR is expressed in decibels.
total harmonic distortion (THD)
THD is the ratio of the rms sum of the first six harmonic components to the rms value of the fundamental signal
and is expressed in decibels.
output compliance range
The maximum and minimum allowable voltage of the output of the DAC, beyond which either saturation of the
output stage or breakdown may occur.
settling time
The time required for the output to settle within a specified error band.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS5661AIDWRG4 | PARALLEL, WORD INPUT LOADING, 0.035 us SETTLING TIME, 12-BIT DAC, PDSO28 |
| THS5661AIPWRG4 | PARALLEL, WORD INPUT LOADING, 0.035 us SETTLING TIME, 12-BIT DAC, PDSO28 |
| THS5661AIPW | PARALLEL, WORD INPUT LOADING, 0.035 us SETTLING TIME, 12-BIT DAC, PDSO28 |
| THS5661AIDWR | PARALLEL, WORD INPUT LOADING, 0.035 us SETTLING TIME, 12-BIT DAC, PDSO28 |
| THS5661AIPWR | PARALLEL, WORD INPUT LOADING, 0.035 us SETTLING TIME, 12-BIT DAC, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS5661AIDWR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit 125 MSPS CommsDAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| THS5661AIDWRG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit 125 MSPS CommsDAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| THS5661AIPW | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit 125 MSPS CommsDAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| THS5661AIPW | 制造商:Texas Instruments 功能描述:IC 12-BIT 125 MSPS D/A 28-TSSOP |
| THS5661AIPWG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit 125 MSPS CommsDAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。