欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLC4545IDRG4
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
封裝: GREEN, PLASTIC, MS-012AA, SOIC-8
文件頁數: 20/26頁
文件大小: 652K
代理商: TLC4545IDRG4
TLC4541, TLC4545
SLAS293 DECEMBER 2001
3
www.ti.com
Terminal Functions
TLC4541 single channel unipolar ADCs
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AIN
4
I
Analog input channel
CS
1
I
Chip select. A high-to-low transition on the CS input removes SDO from a high-impedance state within a
maximum delay time. If the TLC4541 is attached to a dedicated TMS320 DSP serial port using the FS input,
CS can be grounded.
FS
7
I
DSP frame sync input. Indication of a start of a serial data frame. A low-to-high transition removes SDO from
the high-impedance state and the MSB is presented. Tie this pin to VDD if not used.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to
GND.
SDO
8
O
The 3-state serial data output for the A/D conversion result. SDO is kept in the high-impedance state when
CS is high. The output format is MSB first. Remaining data bits are presented on the rirsing edge of SCLK.
When FS is not active (FS = 1 at the falling edge of CS): The MSB is presented on the SDO pin on the falling
edge of CS after a maximum delay time. Data is valid on each falling edge of SCLK until all data is read.
When FS is active (FS = 0 at the falling edge of CS): The MSB is presented to the SDO output on the rising
edge of FS. Data is valid on the falling edge SCLK and changes on the rising edge SCLK (this is typically
used with an active FS from a DSP).
SDO returns to the high-impedance state after the 17th rising edge on SCLK. If a 17th SCLK cycle is not
presented, as is the case when using an SPI host, SDO returns to the high-impedance state on the rising
edge of CS.
SCLK
5
I
Serial clock. This terminal receives the serial SCLK from the host processor.
REF
2
I
External voltage reference input
VDD
6
I
Positive supply voltage
TLC4545 single channel pseudo-differential ADCs
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AIN0 (+)
4
I
Positive analog input for the TLC4545.
AIN1 ()
5
I
Inverted analog input for the TLC4545.
CS
1
I
Chip select. A high-to-low transition on CS removes SDO from the high-impedance state within a maximum
delay time. The CS input can be connected to a DSP frame sync (FS) output when a dedicated TMS320 DSP
serial port is used.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to
GND.
SDO
8
O
The 3-state serial data output for the A/D conversion result. SDO is kept in the high-impedance state when
CS is high and presents output data after the CS falling edge until the LSB is presented. The output format is
MSB first. The remaining data bits are presented on the rising edge of SCLK. Output data is valid on each
falling edge of SCLK until all data is read. SDO returns to the high-impedance state after the 17th rising edge
on SCLK. If a 17th SCLK cycle is not presented, as is the case when using an SPI host, SDO returns to the
high-impedance state on the rising edge of CS.
SCLK
7
I
Serial clock. This terminal receives the serial SCLK from the host processor.
REF
2
I
External voltage reference input
VDD
6
I
Positive supply voltage
相關PDF資料
PDF描述
TLC4541IDR 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC4545IDGK 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC4545IDGKRG4 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC4541IDRG4 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC540INSG4 11-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
相關代理商/技術參數
參數描述
TLC-4C-0375 制造商:KATO/COILTHREAD 功能描述:
TLC-4C-0375W 制造商:KATO/COILTHREAD 功能描述:
TLC-4C-0500 制造商:KATO/COILTHREAD 功能描述:
TL-C5-140-30 制造商:Newport Electronics Inc 功能描述:5-DOT ROUND LABELS
TLC530FTU 功能描述:基準電壓& 基準電流 NPN 330V 7A RoHS:否 制造商:STMicroelectronics 產品:Voltage References 拓撲結構:Shunt References 參考類型:Programmable 輸出電壓:1.24 V to 18 V 初始準確度:0.25 % 平均溫度系數(典型值):100 PPM / C 串聯 VREF - 輸入電壓(最大值): 串聯 VREF - 輸入電壓(最小值): 分流電流(最大值):60 mA 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-23-3L 封裝:Reel
主站蜘蛛池模板: 夏津县| 肥西县| 景宁| 淳化县| 土默特左旗| 昭觉县| 安化县| 瑞丽市| 雷州市| 喀喇沁旗| 兴山县| 阳朔县| 奉贤区| 府谷县| 车致| 阜城县| 清河县| 连江县| 吉木乃县| 婺源县| 延吉市| 张北县| 隆子县| 禄劝| 宜兴市| 左权县| 吕梁市| 琼中| 淅川县| 宣化县| 广东省| 双流县| 论坛| 中山市| 湖南省| 金门县| 塔城市| 封开县| 鲁甸县| 县级市| 黄平县|