- 您現在的位置：買賣IC網 > PDF目錄98250 > TLV1578IDAR (TEXAS INSTRUMENTS INC) 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO32 PDF資料下載
參數資料
| 型號： | TLV1578IDAR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO32 |
| 封裝： | GREEN, PLASTIC, TSSOP-32 |
| 文件頁數： | 32/33頁 |
| 文件大小： | 627K |
| 代理商： | TLV1578IDAR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁
TLV1571, TLV1578
2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,
PARALLEL ANALOG-TO-DIGITAL CONVERTERS
SLAS170D –MARCH 1999 – REVISED JULY 2000
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description (continued)
reference voltage input
The TLV1571/TLV1578 has two reference input pins: REFP and REFM. The voltage levels applied to these pins
establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading
respectively. The values of REFP, REFM, and the analog input should not exceed the positive supply or be less
than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the
input signal is equal to or higher than REFP and is at zero when the input signal is equal to or lower than REFM.
sampling/conversion
All sampling, conversion, and data output in the device are started by a trigger. This could be the RD, WR, or
CSTART signal depending on the mode of conversion and configuration. The rising edge of RD, WR, and
CSTART signal are extremely important, since they are used to start the conversion. These edges need to stay
close to the rising edge of the external clock (if external clock is used as source of conversion clock). The
minimum setup and hold time with respect to the rising edge of the external clock should be 5 ns minimum. When
the internal clock is used, this is not an issue since these two edges will start the internal clock automatically.
Therefore, the setup time is always met. Software controlled sampling lasts 6 clock cycles. This is done via the
CLK input or the internal oscillator if enabled. The input clock frequency can be 1 MHz to 20 MHz, translating
into a sampling time from 0.6
s to 0.3 s. The internal oscillator frequency is 9 MHz minimum (oscillator
frequency is between 9 MHz to 22 MHz), translating into a sampling time from 0.6
s to 0.3 s. Conversion
begins immediately after sampling and lasts 10 clock cycles. This is again done using the external clock input
(1 MHz–20 MHz) or the internal oscillator (9 MHz minimum) if enabled. Hardware controlled sampling, via
CSTART, begins on falling CSTART lasts the length of the active CSTART signal. This allows more control over
the sampling time, which is useful when sampling sources with large output impedances. On rising CSTART,
conversion begins. Conversion in hardware controlled mode also lasts 10 clock cycles. This is done using the
external clock input (1 MHz–20 MHz) or the internal oscillator (9 MHz minimum) as is the case in software
controlled mode.
NOTE: tsu = setup time, th = hold time
ExtClk
WR
RD
CSTART
tsu(WRH_EXTCLKH) ≥5 ns
th(WRL_EXTCLKH) ≥5 ns
th(RDL_EXTCLKH) ≥5 ns
td(EXTCLK_CSTARTL) ≥5 ns
th(CSTARTL_EXTCLKH) ≥5 ns
tsu(CSTARTH_EXTCLKH) ≥5 ns
OR
tsu(RDH_EXTCLKH) ≥5 ns
Figure 3. Trigger Timing – Software Start Mode Using External Clock
相關PDF資料 |
PDF描述 |
|---|---|
| TLV2541IDR | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV2541CDGKR | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV2545CDGK | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV2545CDGKG4 | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV2542CDGK | 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV1701AIDBVR | 功能描述:Comparator General Purpose Open Collector SOT-23-5 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態:有效 類型:通用 元件數:1 輸出類型:開路集電極 電壓 - 電源，單/雙（±）:2.2 V ~ 36 V，±1.1 V ~ 18 V 電壓 - 輸入失調（最大值）:3.5mV 電流 - 輸入偏置（最大值）:15nA 電流 - 輸出（典型值）:20mA 電流 - 靜態（最大值）:75μA CMRR，PSRR（典型值）:- 傳播延遲（最大值）:560ns 滯后:- 工作溫度:-40°C ~ 125°C 封裝/外殼:SC-74A，SOT-753 安裝類型:表面貼裝 供應商器件封裝:SOT-23-5 標準包裝:1 |
| TLV1701AIDBVT | 功能描述:Comparator General Purpose Open Collector SOT-23-5 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態:有效 類型:通用 元件數:1 輸出類型:開路集電極 電壓 - 電源，單/雙（±）:2.2 V ~ 36 V，±1.1 V ~ 18 V 電壓 - 輸入失調（最大值）:3.5mV 電流 - 輸入偏置（最大值）:15nA 電流 - 輸出（典型值）:20mA 電流 - 靜態（最大值）:75μA CMRR，PSRR（典型值）:- 傳播延遲（最大值）:560ns 滯后:- 工作溫度:-40°C ~ 125°C 封裝/外殼:SC-74A，SOT-753 安裝類型:表面貼裝 供應商器件封裝:SOT-23-5 標準包裝:1 |
| TLV1701AIDCKR | 功能描述:Comparator General Purpose Open Collector SC-70-5 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態:有效 類型:通用 元件數:1 輸出類型:開路集電極 電壓 - 電源，單/雙（±）:2.2 V ~ 36 V，±1.1 V ~ 18 V 電壓 - 輸入失調（最大值）:3.5mV 電流 - 輸入偏置（最大值）:15nA 電流 - 輸出（典型值）:20mA 電流 - 靜態（最大值）:75μA CMRR，PSRR（典型值）:- 傳播延遲（最大值）:560ns 滯后:- 工作溫度:-40°C ~ 125°C 封裝/外殼:5-TSSOP，SC-70-5，SOT-353 安裝類型:表面貼裝 供應商器件封裝:SC-70-5 標準包裝:1 |
| TLV1701AIDCKT | 功能描述:Comparator General Purpose Open Collector SC-70-5 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態:有效 類型:通用 元件數:1 輸出類型:開路集電極 電壓 - 電源，單/雙（±）:2.2 V ~ 36 V，±1.1 V ~ 18 V 電壓 - 輸入失調（最大值）:3.5mV 電流 - 輸入偏置（最大值）:15nA 電流 - 輸出（典型值）:20mA 電流 - 靜態（最大值）:75μA CMRR，PSRR（典型值）:- 傳播延遲（最大值）:560ns 滯后:- 工作溫度:-40°C ~ 125°C 封裝/外殼:5-TSSOP，SC-70-5，SOT-353 安裝類型:表面貼裝 供應商器件封裝:SC-70-5 標準包裝:1 |
| TLV1701AIDRLT | 功能描述:Comparator General Purpose Open Collector SOT-5 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態:有效 類型:通用 元件數:1 輸出類型:開路集電極 電壓 - 電源，單/雙（±）:2.2 V ~ 36 V，±1.1 V ~ 18 V 電壓 - 輸入失調（最大值）:3.5mV 電流 - 輸入偏置（最大值）:15nA 電流 - 輸出（典型值）:20mA 電流 - 靜態（最大值）:75μA CMRR，PSRR（典型值）:- 傳播延遲（最大值）:560ns 滯后:- 工作溫度:-40°C ~ 125°C 封裝/外殼:SOT-553 安裝類型:表面貼裝 供應商器件封裝:SOT-5 標準包裝:1 |
發布緊急采購，3分鐘左右您將得到回復。