- 您現在的位置：買賣IC網 > PDF目錄98266 > TMDS361PAGR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF資料下載
參數資料
| 型號： | TMDS361PAGR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | PLASTIC, TQFP-64 |
| 文件頁數： | 25/43頁 |
| 文件大小： | 2159K |
| 代理商： | TMDS361PAGR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
S
Start
Condition
Stop
Condition
P
SDA
SCL
SDA
SCL
T0393-01
GENERAL I
2C PROTOCOL
SDA
SCL
DataLine
Stable;
DataValid
ChangeofData Allowed
T0394-01
www.ti.com............................................................................................................................................ SLLS919A – DECEMBER 2008 – REVISED JANUARY 2009
Figure 36. I2C Start and Stop Conditions
The master initiates data transfer by generating a start condition. The start condition is when a high-to-low
transition occurs on the SDA line while SCL is high, as shown in Figure 36. All I2C-compatible devices should
recognize a start condition.
The master then generates the SCL pulses and transmits the 7-bit address and the read/write direction bit
R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition
requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 37). All devices
recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave
device with a matching address generates an acknowledge (see Figure 38) by pulling the SDA line low during
the entire high period of the ninth SCL cycle. On detecting this acknowledge, the master knows that a
communication link with a slave has been established.
The master generates further SCL cycles to either transmit data to the slave (R/W bit 0) or receive data from
the slave (R/W bit 1). In either case, the receiver must acknowledge the data sent by the transmitter. So an
acknowledge signal can be generated either by the master or by the slave, depending on which one is the
receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long
as necessary (See Figure 40 through Figure 43).
To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low
to high while the SCL line is high (see Figure 36). This releases the bus and stops the communication link
with the addressed slave. All I2C compatible devices must recognize the stop condition. Upon the receipt of a
stop condition, all devices know that the bus is released, and they wait for a start condition followed by a
matching address.
Figure 37. I2C Bit Transfer
Copyright 2008–2009, Texas Instruments Incorporated
31
Product Folder Link(s) :TMDS361
相關PDF資料 |
PDF描述 |
|---|---|
| TMDS361PAG | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TMDS442PNPG4 | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| TMDS442PNPR | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| TMDS442PNP | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| TMDS442PNPRG4 | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TMDS361PAGT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1080p - Deep Color 3-to-1 HDMI/DVI Switch with Adaptive Equalization |
| TMDS37000 | 制造商:Texas Instruments 功能描述:STARTER PACK TMS370 |
| TMDS3700572A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS370 MICROCONTROLLER FAMILY DATA BOOK |
| TMDS3740555-09 | 功能描述:開發軟件 TMS370 Optimizing C Cross Compiler RoHS:否 制造商:Atollic Inc. 產品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TMDS3740850-02 | 功能描述:開發軟件 TMS370 Assembler/ Linker RoHS:否 制造商:Atollic Inc. 產品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
發布緊急采購，3分鐘左右您將得到回復。