- 您現在的位置：買賣IC網 > PDF目錄98266 > TMDS461PZTR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數資料
| 型號： | TMDS461PZTR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | PLASTIC, TQFP-100 |
| 文件頁數： | 26/43頁 |
| 文件大小： | 3111K |
| 代理商： | TMDS461PZTR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
S
Start
Condition
Stop
Condition
P
SDA
SCL
SDA
SCL
T0393-01
GENERAL I
2C PROTOCOL
SDA
SCL
DataLine
Stable;
DataValid
ChangeofData Allowed
T0394-01
SLLS915 – JANUARY 2009 ............................................................................................................................................................................................... www.ti.com
The basic access cycle consists of the following:
A start condition
A slave address cycle
Any number of data cycles
A stop condition
Figure 38. I2C Start and Stop Conditions
The master initiates data transfer by generating a start condition. The start condition is when a high-to-low
transition occurs on the SDA line while SCL is high, as shown in Figure 38. All I2C-compatible devices should
recognize a start condition.
The master then generates the SCL pulses and transmits the 7-bit address and the read/write direction bit
R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition
requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 39). All devices
recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave
device with a matching address generates an acknowledge (see Figure 40) by pulling the SDA line low during
the entire high period of the ninth SCL cycle. On detecting this acknowledge, the master knows that a
communication link with a slave has been established.
The master generates further SCL cycles to either transmit data to the slave (R/W bit 0) or receive data from
the slave (R/W bit 1). In either case, the receiver must acknowledge the data sent by the transmitter. So an
acknowledge signal can be generated either by the master or by the slave, depending on which one is the
receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long
as necessary (See Figure 42 through Figure 45).
To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low
to high while the SCL line is high (see Figure 38). This releases the bus and stops the communication link
with the addressed slave. All I2C compatible devices must recognize the stop condition. Upon the receipt of a
stop condition, all devices know that the bus is released, and they wait for a start condition followed by a
matching address.
Figure 39. I2C Bit Transfer
32
Copyright 2009, Texas Instruments Incorporated
Product Folder Link(s) :TMDS461
相關PDF資料 |
PDF描述 |
|---|---|
| TMP431BDGKT | SPECIALTY ANALOG CIRCUIT, PDSO8 |
| TMP435ADGST | SPECIALTY ANALOG CIRCUIT, PDSO10 |
| TMS320AV100PBM | SPECIALTY CONSUMER CIRCUIT, PQFP120 |
| TMS320AV120FN | SPECIALTY CONSUMER CIRCUIT, PQCC44 |
| TMS320AV220PCM | SPECIALTY CONSUMER CIRCUIT, PQFP144 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TMDS570LS12HDK | 功能描述:TMS570LS Hercules? MCU 32-Bit ARM? Cortex?-R4F Embedded Evaluation Board 制造商:texas instruments 系列:Hercules? 零件狀態:有效 板類型:評估平臺 類型:MCU 32-位 核心處理器:ARM? Cortex?-R4F 操作系統:- 平臺:- 配套使用產品/相關產品:TMS570LS 安裝類型:固定 內容:板，電纜，配件 標準包裝:1 |
| TMDS570LS31HDK | 制造商:Texas Instruments 功能描述:HERCULES DEVELOPMENT KIT |
| TMDS570LS31USB | 功能描述:EVAL BOARD HERCULES 制造商:texas instruments 系列:Hercules? 零件狀態:停產 板類型:評估平臺 類型:MCU 32-位 核心處理器:ARM? Cortex?-R4F 操作系統:- 平臺:- 配套使用產品/相關產品:TMS570LS 安裝類型:固定 內容:板，電纜，配件 標準包裝:1 |
| TMDS9P701014 | 制造商:Texas Instruments 功能描述: |
| TMDSACDCKIT | 功能描述:開發板和工具包 - TMS320 C2000 AC/DC Dev Kit RoHS:否 制造商:Texas Instruments 產品:Experimenter Kits 工具用于評估:F2802x 核心:TMS320 接口類型:UART, USB 工作電源電壓: |
發布緊急采購，3分鐘左右您將得到回復。