
SLLS915 – JANUARY 2009 ............................................................................................................................................................................................... www.ti.com
Table 8. I2C Register 0x02 Lookup Table (continued)
BIT
VALUE
STATE
DEFAULT
DESCRIPTION
4:3
Bit 4
Bit 3
Priority Select
0
X
Port 1 is the priority port
0
1
Port 2 is the priority port
1
0
Port 3 is the priority port
1
Port 4 is the priority port
2
0
Reserved
X
Reserved (Do not write a 1 to this bit)
1:0
Bit 1
Bit 0
Output Edge Rate Control
1
Fastest TMDS output rise and fall time setting + 120 ps approximately (slowest rise and
fall time setting)
1
0
Fastest TMDS output rise and fall time setting + 100 ps approximately
0
1
Fastest TMDS output rise and fall time setting + 50 ps approximately
0
X
Fastest TMDS output rise and fall time setting
Table 9. I2C Register 0x03 Lookup Table(1)
BIT
VALUE
STATE
DEFAULT
DESCRIPTION
7
0
Clock
X
Clock Detect Circuit Enabled. It is recommended that TMDS461 is used in this default mode in
Detect
the normal operation, where clock-detect circuit is enabled. The terminations on the TMDS input
Enabled
data lines are connected only when valid TMDS clock is detected on the selected port.
1
Clock
Clock Detect Circuit Disabled. For HDMI compliance testing (TMDS Termination Voltage Test),
Detect
clock-detect feature should be disabled. In this mode the terminations on the TMDS input data
Disabled
lines are always connected when the port is selected.
6:5
Bit 6
Bit 5
Port select I2C mode
0
X
Port 1 is selected as the active port, all other ports disabled.
0
1
Port 2 is selected as the active port, all other ports disabled.
1
0
Port 3 is selected as the active port, all other ports disabled.
1
Port 4 is selected as the active port, all other ports disabled.
4:3
Bit 4
Bit 3
OVS Control
0
DDC sink side VOL and VIL offset range 2: VIL2 (max) : 0.4V, VOL2 (max) : 0.6V
0
1
X
DDC sink side VOL and VIL offset range 3: VIL3 (max) : 0.3V, VOL3 (max) : 0.5V
1
DDC sink side VOL and VIL offset range 1: VIL1 (max) : 0.4V, VOL1 (max) : 0.7V
2:0
0
RSVD
X
Reserved
(1)
Register 0x03 is Read/Write.
Table 10. I2C Register 0x04 Lookup Table(1)
BIT
VALUE
STATE
DEFAULT
DESCRIPTION
7:0
—
RSVD
X
Reserved. Read-only, value is indeterministic.
(1)
Register x04 is TI internal usage only.
Table 11. I2C Register 0x05 Lookup Table(1)
BIT
VALUE
STATE
DEFAULT
DESCRIPTION
7:0
—
RSVD
X
Reserved. Read-only, value is indeterministic.
(1)
Register x05 is TI internal usage only.
Table 12. I2C Register 0x06 Lookup Table(1)
BIT
VALUE
STATE
DEFAULT
DESCRIPTION
7:0
—
RSVD
X
Reserved. Read-only, value is indeterministic.
(1)
Register x06 is TI internal usage only.
38
Copyright 2009, Texas Instruments Incorporated