- 您現在的位置：買賣IC網 > PDF目錄98274 > TPA6013A4PWPG4 (TEXAS INSTRUMENTS INC) 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO24 PDF資料下載
參數資料
| 型號： | TPA6013A4PWPG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 音頻控制 |
| 英文描述： | 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO24 |
| 封裝： | GREEN, PLASTIC, HTSSOP-24 |
| 文件頁數： | 7/30頁 |
| 文件大?。?/td> | 743K |
| 代理商： | TPA6013A4PWPG4 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
www.ti.com
SLOS635 – NOVEMBER 2009
Table 3. HP/LINE, SE/BTL, and Shutdown Functions
INPUTS (1)
AMPLIFIER STATE
HP/LINE
SE/BTL
SHUTDOWN
INPUT
OUTPUT
X
Low
X
Mute
Low
High
Line
BTL
Low
High
Line
SE
High
Low
High
HP
BTL
High
HP
SE
(1)
Inputs should never be left unconnected.
FADE OPERATION
For design flexibility, a fade mode is provided to slowly ramp up the amplifier gain when coming out of shutdown
mode and conversely ramp the gain down when going into shutdown. This mode provides a smooth transition
between the active and shutdown states and virtually eliminates any pops or clicks on the outputs.
When the FADE input is a logic low, the device is placed into fade-on mode. A logic high on this pin places the
amplifier in the fade-off mode. The voltage trip levels for a logic low (VIL) or logic high (VIH) can be found in the
recommended operating conditions table.
When a logic low is applied to the FADE pin and a logic low is then applied on the SHUTDOWNpin, the channel
gain steps down from gain step to gain step at a rate of two clock cycles per step. With a nominal internal clock
frequency of 58 Hz, this equates to 34 ms (1/24 Hz) per step. The gain steps down until the lowest gain step is
reached. The time it takes to reach this step depends on the gain setting prior to placing the device in shutdown.
For example, if the amplifier is in the highest gain mode of 18 dB, the time it takes to ramp down the channel
gain is 1.05 seconds. This number is calculated by taking the number of steps to reach the lowest gain from the
highest gain, or 31 steps, and multiplying by the time per step, or 34 ms.
After the channel gain is stepped down to the lowest gain, the amplifier begins discharging the bypass capacitor
from the nominal voltage of VDD/2 to ground. This time is dependent on the value of the bypass capacitor. For a
0.47-
μF capacitor that is used in the application diagram in Figure 22, the time is approximately 500 ms. This
time scales linearly with the value of bypass capacitor. For example, if a 1-
μF capacitor is used for bypass, the
time period to discharge the capacitor to ground is twice that of the 0.47-
μF capacitor, or 1 second. Figure 25 is a
waveform captured at the output during the shutdown sequence when the part is in fade-on mode. The gain is
set to the highest level and the output is at VDD when the amplifier is shut down.
When a logic high is placed on the SHUTDOWN pin and the FADE pin is still held low, the device begins the
start-up process. The bypass capacitor will begin charging. Once the bypass voltage reaches the final value of
VDD/2, the gain increases from the lowest gain level to the gain level set by the dc voltage applied to the
VOLUME, SEDIFF, and SEMAX pins.
In the fade-off mode, the amplifier stores the gain value prior to starting the shutdown sequence. The output of
the amplifier immediately drops to VDD/2 and the bypass capacitor begins a smooth discharge to ground. When
shutdown is released, the bypass capacitor charges up to VDD/2 and the channel gain returns immediately to the
value stored in memory. Figure 26 is a waveform captured at the output during the shutdown sequence when the
part is in the fade-off mode. The gain is set to the highest level, and the output is at VDD when the amplifier is
shut down.
The power-up sequence is different from the shutdown sequence and the voltage on the FADEpin does not
change the power-up sequence. Upon a power-up condition, the TPA6013A4 begins in the lowest gain setting
and steps up every 2 clock cycles until the final value is reached as determined by the dc voltage applied to the
VOLUME, SEDIFF, and SEMAX pins.
Copyright 2009, Texas Instruments Incorporated
15
Product Folder Link(s) :TPA6013A4
相關PDF資料 |
PDF描述 |
|---|---|
| TPA6013A4PWPRG4 | 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO24 |
| TPA6017A2PWPR | 1.9 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO20 |
| TPA6017A2PWP | 1.9 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO20 |
| TPA6017A2PWPG4 | 1.9 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO20 |
| TPA6017A2PWPRG4 | 1.9 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO20 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TPA6013A4PWPR | 功能描述:音頻放大器 3W Stereo Audio Pwr Amp RoHS:否 制造商:STMicroelectronics 產品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TPA6013A4PWPRG4 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3-W STEREO AUDIO POWER AMPLIFIER WITH ADVANCED DC VOLUME CONTROL |
| TPA6017A2 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2 W STEREO AUDIO POWER AMPLIFIER WITH FOUR SELECTABLE GAIN SETTINGS |
| TPA6017A2_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2-W STEREO AUDIO POWER AMPLIFIER WITH FOUR SELECTABLE GAIN SETTINGS |
| TPA6017A2_13 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Introduction and Table of Contents |
發布緊急采購，3分鐘左右您將得到回復。