- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98276 > TPA6140A2YFFT (TEXAS INSTRUMENTS INC) 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, PBGA16 PDF資料下載
參數(shù)資料
| 型號： | TPA6140A2YFFT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 音頻控制 |
| 英文描述： | 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, PBGA16 |
| 封裝： | 1.6 X 1.6 MM, 0.4 MM PITCH, GREEN, DSBGA-16 |
| 文件頁數(shù)： | 11/30頁 |
| 文件大小： | 705K |
| 代理商： | TPA6140A2YFFT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
www.ti.com................................................................................................................................................. SLOS598A – MARCH 2009 – REVISED OCTOBER 2009
POWER SUPPLY AND HPVDD DECOUPLING CAPACITORS AND CONNECTIONS
The TPA6140A2 DirectPath headphone amplifier requires adequate power supply decoupling to ensure that
output noise and total harmonic distortion (THD) remain low. Use good low equivalent-series-resistance (ESR)
ceramic capacitors (X5R material or better is required for best performance). Place a 2.2
μF capacitor within
5 mm of the AVDD pin. Reducing the distance between the decoupling capacitor and AVDD minimizes parasitic
inductance and resistance, improving TPA6140A2 supply rejection performance. Use 0402 or smaller size
capacitors if possible. Ensure that the ground connection of each of the capacitors has a minimum length return
path to the device. Failure to properly decouple the TPA6140A2 may degrade audio or EMC performance.
For additional supply rejection, connect an additional 10
μF or higher value capacitor between AVDD and
ground. This will help filter lower frequency power supply noise. The high power supply rejection ratio (PSRR) of
the TPA6140A2 makes the 10
μF capacitor unnecessary in most applications.
Connect a 2.2
μF capacitor between HPVDD and ground. This ensures the amplifier internal bias supply remains
stable and maximizes headphone amplifier performance.
DO NOT connect HPVDD directly to AVDD or an external supply voltage. The
voltage at HPVDD is generated internally. Connecting HPVDD to an external
voltage can damage the device.
LAYOUT RECOMMENDATIONS
GND CONNECTIONS
The SGND pin is an input reference and must be connected to the headphone ground connector pin. This
ensures no turn-on pop and minimizes output offset voltage. Do not connect more than ±0.3 V to SGND.
AGND is a power ground. Connect supply decoupling capacitors for AVDD, HPVDD, and HPVSS to AGND.
GENERAL I
2C OPERATION
The I2C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a
system. The bus transfers data serially one bit at a time. The address and data 8-bit bytes are transferred most
significant bit (MSB) first. In addition, each byte transferred on the bus is acknowledged by the receiving device
with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the
bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data
terminal (SDA) while the clock is at logic high to indicate start and stop conditions. A high-to-low transition on
SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit transitions bust occur within
the low time of the clock period. Figure 32 shows a typical sequence. The master generates the 7-bit slave
address and the read/write (R/W) bit to open communication with another device and then waits for an
acknowledge condition. The TPA6140A2 holds SDA low during the acknowledge clock period to indicate
acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is
addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals
via a bidirectional bus using a wired-AND connection.
The TPA6140A2 operates as an I2C slave. The I2C voltage can not exceed the TPA6140A2 supply voltage,
AVDD.
An external pull-up resistor must be used for the SDA and SCL signals to set the logic high level for the bus.
When the bus level is 3.3 V, use pull-up resistors between 660
and 1.2 k.
Copyright 2009, Texas Instruments Incorporated
19
Product Folder Link(s): TPA6140A2
相關PDF資料 |
PDF描述 |
|---|---|
| TPA6203A1GQVR | 1.25 W, 1 CHANNEL, AUDIO AMPLIFIER, PBGA8 |
| TPA6203A1ZQVR | 1.25 W, 1 CHANNEL, AUDIO AMPLIFIER, PBGA8 |
| TPA6203A1ZQVRG1 | 1.25 W, 1 CHANNEL, AUDIO AMPLIFIER, PBGA8 |
| TPA6203A1DRBG4 | 1.25 W, 1 CHANNEL, AUDIO AMPLIFIER, PQCC8 |
| TPA6203A1DRBRG4 | 1.25 W, 1 CHANNEL, AUDIO AMPLIFIER, PQCC8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TPA6140A2YFFT | 制造商:Texas Instruments 功能描述:Audio Power Amplifier IC |
| TPA6141A2 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:CLASS-G DIRECTPATH? STEREO HEADPHONE AMPLIFIER |
| TPA6141A2YFFEVM | 功能描述:音頻 IC 開發(fā)工具 TPA6141A2YFF Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| TPA6141A2YFFR | 功能描述:音頻放大器 25mW Class-G Direct Path St Headph Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TPA6141A2YFFT | 功能描述:音頻放大器 25mW Class-G Direct Path St Headph Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。