欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TPS2346PWRG4
廠商: Texas Instruments
文件頁數: 6/30頁
文件大小: 490K
描述: IC HOT SWAP POWER MGR 24-TSSOP
標準包裝: 2,000
類型: 熱交換控制器
應用: 光纖學網絡(ONET)
內部開關:
電源電壓: -5.2V,3.3V,5V,5.15V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-TSSOP(0.173",4.40mm 寬)
供應商設備封裝: 24-TSSOP
包裝: 帶卷 (TR)
TPS2346
 
SLUS529  MAY 2002
6
www.ti.com
pin descriptions
AGND:  Analog ground reference for the device.
CPGND:  Charge pump ground pin for the device.
CPUMP:  Charge pump resevoir capacitor connection. An external capacitor of value 0.1 ?/SPAN>F to 1 ?/SPAN>F must be
connected between this pin and CPGND. The capacitor provides charge storage for the internal charge pump
for gate drive of the external N-channel FETs in line with the three positive-voltage loads.
CS1, CS2, CS3:  These pins tie to the load side of the Channel 1, 2, and 3 current sense resistors, respectively.
They are used in conjunction with the VIN1, VIN2 and VIN3 inputs to provide load current magnitude information
to each of the positive rail LCAs.
CS4:  This pin ties to the more positive side of the Channel 4 current sense resistor (common with the pass FET
source). It is used in conjunction with the VIN4 input to provide Channel 4 current magnitude information to the
negative rail LCA.
ENABLE
: Logic low enable input for back-end power. This pin ties to the module enable input at the plug-in
slot. When the input supplies are above the device minimums, and this pin is asserted low the TPS2346 begins
the sequential rampup of the back-end supplies. Pulling this input high (>2 V) turns off power to the back-end
planes, and puts the TPS2346 into low-power sleep mode.
GATE1, GATE2, GATE3, GATE4:  Gate drive outputs for the Channel 1 through Channel 4 pass FETs,
respectively. The gates are driven according to the supply voltage, enable, sequence programming and load
current conditions of the add-in board.
IRAMP:  Current ramp programming pin. A capacitor connected between this pin and ground determines the
maximum slew rate of the load current during ramp-up and ramp-down of the three positive back-end voltages.
This same capacitor is also used to establish the time limit for ramping each of the supply outputs.
PG
: Open-drain output asserted low to signal a back-end power-good condition. During a turn-on event, if each
of the load rails ramps up successfully to within the factory-programmed tolerances of the undervoltage (UV)
and overvoltage (OV) comparators, this output is subsequently asserted low. The output is false when back-end
power is not enabled, if any of the back-end voltages is not within its UV/OV window, as a result of an overcurrent
indication on any supply controller, or as a result of a fault timeout during linear ramp-up of any load voltage.
PRECHG:  Bias supply of 1 V for bus signal precharge. During plug-in insertion and extraction events, this
output provides a bias supply that can be used to precharge the signal and control lines of the systems
address/data bus.
RGND:  Reference ground input for the device.
VIN1:  Channel 1 supply (5.15-V) input voltage sense. This pin is connected to the 5.15-V power supply input
to the add-in card. The supply potential is tested against the undervoltage limits prior to ramping voltage to the
back-end 5.15-V plane. The input supply also serves as the reference potential for the internally generated
current limit (IMAX) reference of the Channel 1 LCA. This pin also serves as the VCC supply for the TPS2346.
VIN2:  Channel 2 supply (5-V) input voltage sense. This pin is connected to the 5-V power supply input to the
add-in card. The supply potential is tested against the undervoltage limits prior to ramping voltage to the
back-end 5-V plane. The input supply also serves as the reference potential for the internally generated current
limit (IMAX) reference of the Channel 2 LCA. This pin also serves as the supply input for the precharge bias
output.
VIN3:  Channel 3 supply (3.3-V) input voltage sense. This pin is connected to the 3.3-V power supply input to
the add-in card. The supply potential is tested against the undervoltage limits prior to ramping voltage to the
back-end 3.3-V plane. The input supply also serves as the reference potential for the internally generated
current limit (IMAX) reference of the Channel 3 LCA.
相關PDF資料
PDF描述
TPS24711DGSR IC CTRLR HOT SWAP 2.5-18V 10MSOP
TPS2491DGSG4 IC POS HV HOT-SWAP CTRLR 10-MSOP
W83772G IC H/W MONITOR 8-TSSOP
W83L786G IC H/W MONITOR 28-SSOP
X96011V14IZ IC SENSOR TEMP BIAS SGL 14-TSSOP
相關代理商/技術參數
參數描述
TPS2350D 功能描述:熱插拔功率分布 Pwr Mngr for Redund -48V Supplies RoHS:否 制造商:Texas Instruments 產品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
TPS2350DG4 功能描述:熱插拔功率分布 Pwr Mngr for Redund -48V Supplies RoHS:否 制造商:Texas Instruments 產品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
TPS2350DR 功能描述:熱插拔功率分布 Pwr Mngr for Redund -48V Supplies RoHS:否 制造商:Texas Instruments 產品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
TPS2350DRG4 功能描述:熱插拔功率分布 Pwr Mngr for Redund -48V Supplies RoHS:否 制造商:Texas Instruments 產品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
TPS2350EVM 功能描述:電源管理IC開發工具 Telecom -48V OR-ing Diode RoHS:否 制造商:Maxim Integrated 產品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
主站蜘蛛池模板: 海南省| 漳浦县| 广元市| 临沧市| 余江县| 嘉荫县| 天水市| 宝应县| 靖江市| 金溪县| 淅川县| 二手房| 广南县| 册亨县| 南康市| 搜索| 安宁市| 上杭县| 鹤岗市| 通州市| 红桥区| 明光市| 肥城市| 富阳市| 宁陕县| 汶川县| 海阳市| 水富县| 永和县| 麟游县| 成都市| 桐乡市| 临邑县| 高州市| 鹤壁市| 宜昌市| 榆树市| 桐城市| 游戏| 青河县| 江川县|