欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): TS(X)8387MF_
元件分類: ADC
英文描述: 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝: CERAMIC, QFP-68
文件頁(yè)數(shù): 20/38頁(yè)
文件大小: 617K
代理商: TS(X)8387MF_
TS8387
27/38
7.3.
CLOCK INPUTS (CLK) (CLKB)
7.3.1.DIFFERENTIAL ECL CLOCKS INPUTS
The ADC clock input buffer is a differential preamplifier stage, which has been designed in order to be used either in
differential or single-ended mode.
The clock inputs were intended to be driven differentially with nominal –0.8V / –1.8V ECL levels.
In this mode, a low phase noise sinewave generator can be used for driving the clock inputs, followed by a power splitter
( hybrid junction ) in order to obtain 180 degrees out of phase sinewave signals. Biasing tees can be used for offseting
the common mode voltage to ECL levels.
Note : As the biasing tees propagation times are not matching, a tunable delay line is required in order to ensure the
signals to be 180 degrees out of phase.
Differential Clock inputs (ECL Levels)
–0.8V
[mV]
t
–1.8V
VCLKB
VCLK
Common mode = –1.3 V
7.3.2.SINGLE ENDED ECL CLOCK INPUT
The TS8387 can be clocked at full speed without noticeable performance degradation in either differential or single
ended configuration, using clock input ECL levels.
This is explained by the fact the ADC uses a differential preamplifier stage for the clock buffer, which has been designed
in order to be entered either in differential or single-ended mode.
This is true so long as the out of phase clock input pad is 50 ohms terminated very closely to one of the neighbouring
shield ground pad, which acts as the local Ground reference for the inphase clock input .
In single-ended configuration enter on CLK ( resp. CLKB ) pad , with the inverted phase Clock input pad CLKB (resp.
CLK) grounded.
The inphase input amplitude is 1 Volt peak to peak, centered on –1.3 Volt common mode.
The inverted phase clock input is grounded through the 50 ohms termination resistor.
Single ended Clock input (ECL):
VCLK common mode = –1.3 Volt.
VCLKB = –1.3 Volt
–0.8V
[V]
t
–1.8V
VCLK
VCLKB = –1.3 V
CLK or CLKB
CLK or CLKB double pad
50
(external)
50
reverse termination
1M
0.4 pF
相關(guān)PDF資料
PDF描述
TS(X)8387MFB/C 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS(X)8387CF_ 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS(X)8387MF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS(X)8387MFDSSC/SMD 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8387MFDSSC/SMD 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSX-8A16MHZ 制造商:Epson Electronics America Inc 功能描述:CODE BCAI
TSX920ILT 功能描述:General Purpose Amplifier 1 Circuit Rail-to-Rail SOT-23-6 制造商:stmicroelectronics 系列:- 包裝:剪切帶(CT) 零件狀態(tài):有效 放大器類型:通用 電路數(shù):1 輸出類型:滿擺幅 壓擺率:17 V/μs 增益帶寬積:10MHz -3db 帶寬:- 電流 - 輸入偏置:10pA 電壓 - 輸入失調(diào):4mV 電流 - 電源:2.9mA 電流 - 輸出/通道:74mA 電壓 - 電源,單/雙(±):4 V ~ 16 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商器件封裝:SOT-23-6 標(biāo)準(zhǔn)包裝:1
TSX921ILT 制造商:STMicroelectronics 功能描述:ANALOG AND AUDIO SYSTEMS - Tape and Reel 制造商:STMicroelectronics 功能描述:ANALOG and AUDIO SYSTEMS
TSX921IYLT 制造商:STMicroelectronics 功能描述:IC OPAMP R-R 10MHZ SOT23-5
TSX922IDT 功能描述:General Purpose Amplifier 2 Circuit Rail-to-Rail 8-SO 制造商:stmicroelectronics 系列:- 包裝:剪切帶(CT) 零件狀態(tài):有效 放大器類型:通用 電路數(shù):2 輸出類型:滿擺幅 壓擺率:17 V/μs 增益帶寬積:10MHz -3db 帶寬:- 電流 - 輸入偏置:10pA 電壓 - 輸入失調(diào):4mV 電流 - 電源:2.8mA 電流 - 輸出/通道:74mA 電壓 - 電源,單/雙(±):4 V ~ 16 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:8-SO 標(biāo)準(zhǔn)包裝:1
主站蜘蛛池模板: 子洲县| 大新县| 酉阳| 淮南市| 子长县| 乌拉特中旗| 汾阳市| 苗栗市| 平安县| 湟源县| 砀山县| 孟村| 宣城市| 合水县| 东安县| 赣榆县| 仁怀市| 祁门县| 遂溪县| 策勒县| 嵊州市| 重庆市| 朝阳县| 龙岩市| 工布江达县| 双柏县| 佛学| 扬中市| 吉水县| 将乐县| 济阳县| 昌乐县| 岢岚县| 阿城市| 安塞县| 许昌县| 浦城县| 建水县| 河池市| 榆树市| 蓬安县|