欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： TS8388BMFB/T
廠商： ATMEL CORP
元件分類： ADC
英文描述： 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝： CERAMIC, QFP-68
文件頁(yè)數(shù)： 22/57頁(yè)
文件大小： 1277K
代理商： TS8388BMFB/T
29
TS8388B
2144C–BDC–04/03
Data Ready Output
Signal Restart
The Data Ready output signal restarts on DRRB command rising edge, ECL logical high levels
(-0.8V). DRRB may also be Grounded, or is allowed to float, for normal free running Data
Ready output signal.
The Data Ready signal restart sequence depends on the logical level of the external encoding
clock, at DRRB rising edge instant:
The DRRB rising edge occurs when external encoding clock input (CLK, CLKB) is LOW:
The Data Ready output first rising edge occurs after half a clock period on the clock falling
edge, after a delay time TDR = 1320 ps already defined hereabove.
The DRRB rising edge occurs when external encoding clock input (CLK, CLKB) is HIGH:
The Data Ready output first rising edge occurs after one clock period on the clock falling
edge, and a delay TDR = 1320 ps.
Consequently, as the analog input is sampled on clock rising edge, the first digitized data cor-
responding to the first acquisition (N) after Data Ready signal restart (rising edge) is always
strobed by the third rising edge of the data ready signal.
The time delay (TD1) is specified between the last point of a change in the differential output
data (zero crossing point) to the rising or falling edge of the differential Data Ready signal (DR,
DRB) (zero crossing point).
For normal initialization of Data Ready output signal, the external encoding clock signal fre-
quency and level must be controlled. It is reminded that the minimum encoding clock sampling
rate for the ADC is 10 MSPS and consequently the clock cannot be stopped.
One single pin is used for both DRRB input command and die junction temperature monitor-
ing. Pin denomination will be DRRB/DIOD. On the former version denomination was DIOD.
Temperature monitoring and Data Ready control by DRRB is not possible simultaneously.
Analog Inputs (V
IN)
(V
INB)
The analog input Full Scale range is 0.5V peak to peak (Vpp), or -2 dBm into the 50
termina-
tion resistor.
In differential mode input configuration, that means 0.25V on each input, or ±125 mV around
0V. The input common mode is GROUND.
The typical input capacitance is 3 pF for TS8388B in CQFP and CBGA packages.
The input capacitance is mainly due to the package. The ESD protections are not connected
(but present) on the inputs.
Differential Inputs
Voltage Span
Figure 29. Differential Inputs Voltage Span
-125
125
[mV]
-250 mV
VIN
(VIN, VINB) =
±250 mV = 500 mV diff
500 mV
Full Scale
analog input
t
VINB
0V
250 mV
相關(guān)PDF資料
PDF描述
TS8388BMFSB/T 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/Q 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFB/Q 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/QNB1 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/QNB2 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8388BMFS 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BMFS9NB1 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BMFS9NB2 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
TS8388BMFS9NB3 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
TS8388BMFS9NC2 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 波密县| 晋中市| 江陵县| 湖口县| 全州县| 颍上县| 林芝县| 安仁县| 嘉祥县| 垫江县| 江油市| 富宁县| 登封市| 安阳市| 高陵县| 津市市| 永靖县| 麻城市| 互助| 昆明市| 上饶县| 城口县| 平乡县| 阳朔县| 汉沽区| 淄博市| 老河口市| 阿克| 新疆| 涿鹿县| 建德市| 蒙阴县| 徐汇区| 上饶市| 丹东市| 元阳县| 湘潭市| 右玉县| 高台县| 山丹县| 邓州市|