欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): TS8388BMFB/T
廠商: ATMEL CORP
元件分類(lèi): ADC
英文描述: 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝: CERAMIC, QFP-68
文件頁(yè)數(shù): 24/57頁(yè)
文件大小: 1277K
代理商: TS8388BMFB/T
30
TS8388B
2144C–BDC–04/03
Differential Versus
Single-ended Analog
Input Operation
The TS8388B can operate at full speed in either differential or single-ended configuration.
This is explained by the fact the ADC uses a high input impedance differential preamplifier
stage, (preceeding the Sample and hold stage), which has been designed in order to be
entered either in differential mode or single-ended mode.
This is true so long as the out-of-phase analog input pin V
INB is 50 terminated very closely to
one of the neighboring shield ground pins (52, 53, 58, 59) which constitute the local ground
reference for the inphase analog input pin (V
IN).
Thus the differential analog input preamplifier will fully reject the local ground noise (and any
capacitively and inductively coupled noise) as common mode effects.
In typical single-ended configuration, enter on the (V
IN) input pin, with the inverted phase input
pin (V
INB) grounded through the 50 termination resistor.
In single-ended input configuration, the in-phase input amplitude is 0.5V peak to peak, cen-
tered on 0V (or -2 dBm into 50
). The inverted phase input is at ground potential through a
50
termination resistor.
However, dynamic performances can be somewhat improved by entering either analog or
clock inputs in differential mode.
Typical Single-ended
Analog Input
Configuration
Figure 30. Typical Single-ended Analog Input Configuration
Note:
Since VIN and VINB have a double pad architecture, a 50
reverse termination is needed. For the CBGA package, this reverse
termination is already on package.
Clock Inputs (CLK)
(CLKB)
The TS8388B can be clocked at full speed without noticeable performance degradation in
either differential or single-ended configuration.
This is explained by the fact the ADC uses a differential preamplifier stage for the clock buffer,
which has been designed in order to be entered either in differential or single-ended mode.
Recommended sinewave generator characteristics are typically -120 dBc/Hz phase noise floor
spectral density, at 1 kHz from carrier, assuming a single tone 4 dBm input for the clock signal.
Single-ended Clock
Input (Ground
Common Mode)
Although the clock inputs were intended to be driven differentially with nominal -0.8V/-1.8V
ECL levels, the TS8388B clock buffer can manage a single-ended sinewave clock signal cen-
tered around 0V. This is the most convenient clock input configuration as it does not require
the use of a power splitter.
50
(external or
on package)
1 M
3 pF
-250
250
500 mV
t
[mV]
VIN
VIN =
±250 mV = 500 mV diff
VIN or VINB double pad (pins 54, 55 or 56, 57)
VIN or VINB
50
reverse termination
500 mV
Full Scale
analog input
VINB = 0V
VINB
相關(guān)PDF資料
PDF描述
TS8388BMFSB/T 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/Q 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFB/Q 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/QNB1 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFSB/QNB2 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8388BMFS 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BMFS9NB1 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BMFS9NB2 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
TS8388BMFS9NB3 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
TS8388BMFS9NC2 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
主站蜘蛛池模板: 平昌县| 孟州市| 营口市| 石泉县| 邻水| 荆门市| 密云县| 乌鲁木齐市| 大新县| 斗六市| 洛浦县| 民乐县| 桂东县| 鹿邑县| 双辽市| 兴安盟| 四子王旗| 左云县| 宁陵县| 阿巴嘎旗| 吉安县| 肃北| 大新县| 福安市| 儋州市| 泸水县| 大新县| 石嘴山市| 体育| 肃北| 曲阜市| 宜君县| 琼中| 平乐县| 丰原市| 土默特左旗| 阜宁县| 朝阳县| 宝山区| 肥西县| 吉安市|