欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： TS8388BMFSB/T
廠商： E2V TECHNOLOGIES PLC
元件分類(lèi)： ADC
英文描述： 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝： CERAMIC, QFP-68
文件頁(yè)數(shù)： 24/62頁(yè)
文件大小： 1267K
代理商： TS8388BMFSB/T
30
0860E–BDC–05/07
TS8388B
e2v semiconductors SAS 2007
8.2.2
Data Ready Output Signal Restart
The Data Ready output signal restarts on DRRB command rising edge, ECL logical high levels (-0.8V).
DRRB may also be Grounded, or is allowed to float, for normal free running Data Ready output signal.
The Data Ready signal restart sequence depends on the logical level of the external encoding clock, at
DRRB rising edge instant:
The DRRB rising edge occurs when external encoding clock input (CLK, CLKB) is LOW: The Data
Ready output first rising edge occurs after half a clock period on the clock falling edge, after a delay
time TDR = 1320 ps already defined here above.
The DRRB rising edge occurs when external encoding clock input (CLK, CLKB) is HIGH: The Data
Ready output first rising edge occurs after one clock period on the clock falling edge, and a delay
TDR = 1320 ps.
Consequently, as the analog input is sampled on clock rising edge, the first digitized data corresponding
to the first acquisition (N) after Data Ready signal restart (rising edge) is always strobed by the third ris-
ing edge of the data ready signal.
The time delay (TD1) is specified between the last point of a change in the differential output data (zero
crossing point) to the rising or falling edge of the differential Data Ready signal (DR, DRB) (zero crossing
point).
For normal initialization of Data Ready output signal, the external encoding clock signal frequency and
level must be controlled. It is reminded that the minimum encoding clock sampling rate for the ADC is 10
Msps and consequently the clock cannot be stopped.
One single pin is used for both DRRB input command and die junction temperature monitoring. Pin
denomination will be DRRB/DIOD. On the former version denomination was DIOD. Temperature moni-
toring and Data Ready control by DRRB is not possible simultaneously.
8.3
Analog Inputs (V
IN) (VINB)
The analog input Full Scale range is 0.5V peak to peak (Vpp), or –2 dBm into the 50
termination
resistor.
In differential mode input configuration, that means 0.25V on each input, or ±125 mV around 0V. The
input common mode is ground.
The typical input capacitance is 3 pF for TS8388B in CQFP and CBGA packages.
The input capacitance is mainly due to the package.
8.3.1
Differential Inputs Voltage Span
Figure 8-1.
Differential Inputs Voltage Span
-125
125
[mV]
-250 mV
VIN
(VIN, VINB) =
±250 mV = 500 mV diff
500 mV
Full Scale
analog input
t
VINB
0V
250 mV
相關(guān)PDF資料
PDF描述
TS8388BVFS 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BCFS 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BCF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BVF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8388BVF 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVFS 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVGL 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVGL (+LID) 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS83C194 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:16-Bit Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 崇阳县| 库伦旗| 新宁县| 辽中县| 武宁县| 屏山县| 乐亭县| 惠水县| 留坝县| 青神县| 进贤县| 昌乐县| 清水县| 花垣县| 格尔木市| 堆龙德庆县| 安康市| 章丘市| 沙田区| 平邑县| 玛多县| 金坛市| 广安市| 宜州市| 社会| 凌海市| 德化县| 盐城市| 新乐市| 鸡泽县| 沧州市| 出国| 弥渡县| 清涧县| 遂溪县| 潜山县| 沧州市| 汉川市| 绥滨县| 平乡县| 永兴县|