欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TS8388BVFB/Q
廠商: ATMEL CORP
元件分類: ADC
英文描述: 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝: CERAMIC, QFP-68
文件頁數: 18/47頁
文件大小: 1230K
代理商: TS8388BVFB/Q
25
TS8388BF
2144A–BDC–04/02
Data Ready Output
Signal Restart
The Data Ready output signal restarts on DRRB command rising edge, ECL logical high levels
(-0.8V). DRRB may also be Grounded, or is allowed to float, for normal free running Data
Ready output signal.
The Data Ready signal restart sequence depends on the logical level of the external encoding
clock, at DRRB rising edge instant:
The DRRB rising edge occurs when external encoding clock input (CLK, CLKB) is LOW:
The Data Ready output first rising edge occurs after half a clock period on the clock falling
edge, after a delay time TDR = 1320 ps already defined hereabove.
The DRRB rising edge occurs when external encoding clock input (CLK, CLKB) is HIGH:
The Data Ready output first rising edge occurs after one clock period on the clock falling
edge, and a delay TDR = 1320 ps.
Consequently, as the analog input is sampled on clock rising edge, the first digitized data cor-
responding to the first acquisition (N) after Data Ready signal restart (rising edge) is always
strobed by the third rising edge of the data ready signal.
The time delay (TD1) is specified between the last point of a change in the differential output
data (zero crossing point) to the rising or falling edge of the differential Data Ready signal (DR,
DRB) (zero crossing point).
For normal initialization of Data Ready output signal, the external encoding clock signal fre-
quency and level must be controlled. It is reminded that the minimum encoding clock sampling
rate for the ADC is 10 MSPS and consequently the clock cannot be stopped.
One single pin is used for both DRRB input command and die junction temperature monitor-
ing. Pin denomination will be DRRB/DIOD. On the former version denomination was DIOD.
Temperature monitoring and Data Ready control by DRRB is not possible simultaneously.
Analog Inputs (V
IN)
(V
INB)
The analog input Full Scale range is 0.5V peak to peak (Vpp), or -2 dBm into the 50
termina-
tion resistor.
In differential mode input configuration, that means 0.25V on each input, or ±125 mV around
0V. The input common mode is GROUND.
The typical input capacitance is 3 pF for TS8388B in CQFP package.
The input capacitance is mainly due to the package. The ESD protections are not connected
(but present) on the inputs.
Differential Inputs
Voltage Span
Figure 27. Differiential Inputs Voltage Span
-125
125
[mV]
-250 mV
VIN
(VIN, VINB) =
±250 mV = 500 mV diff
500 mV
Full Scale
analog input
t
VINB
0V
250 mV
相關PDF資料
PDF描述
TS8388BCFB/Q 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BVFSB/Q 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BCF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFB/Q 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFB/T 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關代理商/技術參數
參數描述
TS8388BVFS 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVGL 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVGL (+LID) 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS83C194 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
TS83C196KB-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
主站蜘蛛池模板: 若尔盖县| 余干县| 什邡市| 张家港市| 顺义区| 青田县| 台南市| 饶河县| 宁海县| 锦州市| 木兰县| 朝阳市| 辽宁省| 庆城县| 咸阳市| 金堂县| 无锡市| 调兵山市| 马龙县| 灵山县| 江津市| 方山县| 华宁县| 无极县| 福安市| 阿瓦提县| 邵阳县| 镇坪县| 丰原市| 芜湖市| 丽水市| 鄱阳县| 太湖县| 湖北省| 凤山市| 中江县| 湘潭市| 云梦县| 平潭县| 东海县| 拜城县|