- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98301 > TS86101G2BCGL (ATMEL CORP) SERIAL INPUT LOADING, 10-BIT DAC, PBGA255 PDF資料下載
參數(shù)資料
| 型號(hào)： | TS86101G2BCGL |
| 廠商： | ATMEL CORP |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 10-BIT DAC, PBGA255 |
| 封裝： | CBGA-255 |
| 文件頁數(shù)： | 13/57頁 |
| 文件大小： | 1119K |
| 代理商： | TS86101G2BCGL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
20
5343C–BDC–03/06
TS86101G2B
5.
Functional Description
5.1
Device Overview
The TS86101G2B is a 10-bit 1.2 Gsps DAC with an integrated 4:1 input MUX, designed for syn-
thesization of broadband signals, with enhanced linearity and band flatness performances.
The TS86101G2B is manufactured using full Si bipolar technology. Due to its integrated input
4:1 MUX, this digital-to-analog converter enables the user to address data rates of only of the
effective sampling frequency (up to 350 Msps input rate), facilitating its interface with state-of-
the art FPGAs, ASICs and DSPs.
The device requires an input Data Ready clock for the data acquisition as well as an output DSP
clock, used for synchronization with the DSP/FPGA/ASIC. This DSP clock is phase programma-
ble thanks to the <CS_0;CS_3> 4-bit clock phase shift select function of the device.
The analog output is 2 Vpp in differential mode or 1 Vpp in single-ended mode and a diode pin is
provided for die junction temperature monitoring.
Table 2. Description of Functions
Name
Function
VEEA
Analog power supply
VEED
Digital power supply
V
CCD
Digital power supply
AGND
Analog ground
DGND
Digital ground
<A0_T:A9_T>
<A0_F:A9_F>
Differential input data port A
<B0_T:B9_T>
<B0_F:B9_F>
Differential input data port B
<C0_T:C9_T>
<C0_F:C9_F>
Differential input data port C
<D0_T:D9_T>
<D0_F:D9_F>
Differential input data port D
OUT_T,OUT_F
Differential analog output
D_CK_T, D_CK_F
Differential Data Ready clock inputs
DSP_CK_T
DSP_CK_F
Differential DSP clock output
CW_IN_T
CW_IN_F
Differential independent master clock input
<CS_0:CS_3>
Shift select for DSP clock (TTL)
DIODE
Die junction temperature monitoring
GA
Gain adjust (to be connected to the REF pin)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS86101G2BVGL | SERIAL INPUT LOADING, 10-BIT DAC, PBGA255 |
| TS86101G2BMGS | SERIAL INPUT LOADING, 10-BIT DAC, PBGA255 |
| TS86101G2BMGS | PARALLEL, WORD INPUT LOADING, 10-BIT DAC, CBGA255 |
| TS86101G2BVGL | PARALLEL, WORD INPUT LOADING, 10-BIT DAC, CBGA255 |
| TS86101G2BCGL | PARALLEL, WORD INPUT LOADING, 10-BIT DAC, CBGA255 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS86101G2BMGS | 制造商:e2v technologies 功能描述:10-BIT DAC MUXDAC 10-BIT 1.2 GSPS - Trays |
| TS86101G2BVGL | 制造商:e2v technologies 功能描述:10-BIT DAC MUXDAC 10-BIT 1.2 GSPS - Trays |
| TS861AI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RAIL TO RAIL MICROPOWER BICMOS COMPARATORS |
| TS861AID | 功能描述:校驗(yàn)器 IC Single Rail-to-Rail RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| TS861AIDT | 功能描述:校驗(yàn)器 IC Single Rail-to-Rail RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。