- 您現在的位置：買賣IC網 > PDF目錄365967 > TSA5526M (NXP SEMICONDUCTORS) ELECTRICAL POWER CORD PDF資料下載
參數資料
| 型號： | TSA5526M |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | XO, clock |
| 英文描述： | ELECTRICAL POWER CORD |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 1300 MHz, PDSO16 |
| 封裝： | 4.40 MM, PLASTIC, SSOP-16 |
| 文件頁數： | 13/28頁 |
| 文件大小： | 290K |
| 代理商： | TSA5526M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
1996 Sep 24
13
Philips Semiconductors
Product specification
1.3 GHz universal bus-controlled
TV synthesizers
TSA5526; TSA5527
SW input (bus format switch)
V
IL
V
IH
I
IH
I
IL
LOW level input voltage
HIGH level input voltage
HIGH level input current
LOW level input current
0
3
100
1.5
V
CC1
10
V
V
μ
A
μ
A
V
SW
= V
CC1
V
SW
= 0 V
CE input (chip enable/address selection)
V
IL
V
IH
I
IH
I
IL
LOW level input voltage
HIGH level input voltage
HIGH level input current
LOW level input current
0
3
10
1.5
5.5
10
V
V
μ
A
μ
A
V
CE
= 5.5 V
V
CE
= 0 V
SCL and SDA inputs
V
IL
V
IH
I
IH
LOW level input voltage
HIGH level input voltage
HIGH level input current
0
3.0
10
100
1.5
5.5
10
10
10
400
V
V
μ
A
μ
A
μ
A
μ
A
kHz
V
BUS
= 5.5 V; V
CC1
= 0 V
V
BUS
= 5.5 V; V
CC1
= 5.5 V
V
BUS
= 1.5 V; V
CC1
= 0 V
V
BUS
= 0 V; V
CC1
= 5.5 V
I
IL
LOW level input current
f
clk
clock frequency
SDA outputs (I
2
C-bus mode)
I
LO
V
o
output leakage current
output voltage
V
SDA
= 5.5 V
I
sink
= 3 mA
10
0.4
μ
A
V
Charge-pump output CP
|I
ICPH
|
|I
ICPL
|
V
CP
I
LI(off)
HIGH charge-pump current
LOW charge-pump current
output voltage
off-state leakage current
CP = 1
CP = 0
in-lock; T
amb
= 25
°
C
T2 = 0; T1 = 1
15
280
60
1.95
0.5
+15
μ
A
μ
A
V
nA
Tuning voltage output V
tune
I
LO(off)
V
o
leakage current when switched-off
output voltage when the loop is closed
OS = 1; V
tune
= 33 V
OS = 0; T2 = 0; T1 = 0;
T0 = 1; R
L
= 27 k
;
V
tune
= 33 V
0.2
10
32.7
μ
A
V
3-wire bus timing
(see Figs 6
and
7)
t
HIGH
t
SU;DAT
t
HD;DAT
t
SU;ENSCL
t
HD;ENDAT
t
EN
t
HD;ENSCL
clock high time
data set-up time
data hold time
enable to clock set-up time
enable to data hold time
enable between two transmissions
enable to clock active edge hold time
2
2
2
10
2
10
6
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
相關PDF資料 |
PDF描述 |
|---|---|
| TSA5526T | ELECTRICAL POWER CORD |
| TSA5527AM | 1.3 GHz universal bus-controlled TV synthesizers |
| TSA5527AT | 1.3 GHz universal bus-controlled TV synthesizers |
| TSB12LV32-EP | IC APEX 20KE FPGA 100K 324-FBGA |
| TSB12LV01B-EP | FPGA (Field-Programmable Gate Array) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSA5526T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers |
| TSA5526TD-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C-Bus Frequency Synthesizer |
| TSA5527 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers |
| TSA5527AM | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers |
| TSA5527AT | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers |
發布緊急采購，3分鐘左右您將得到回復。