- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365967 > TSA5526M (NXP SEMICONDUCTORS) ELECTRICAL POWER CORD PDF資料下載
參數(shù)資料
| 型號： | TSA5526M |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | XO, clock |
| 英文描述： | ELECTRICAL POWER CORD |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 1300 MHz, PDSO16 |
| 封裝： | 4.40 MM, PLASTIC, SSOP-16 |
| 文件頁數(shù)： | 4/28頁 |
| 文件大小： | 290K |
| 代理商： | TSA5526M |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
1996 Sep 24
4
Philips Semiconductors
Product specification
1.3 GHz universal bus-controlled
TV synthesizers
TSA5526; TSA5527
GENERAL DESCRIPTION
The device is a single-chip PLL frequency synthesizer
designed for TV and VCR tuning systems. The circuit
consists of a divide-by-eight prescaler with its own
preamplifier, a 15-bit programmable divider, a crystal
oscillator and its programmable reference divider and a
phase/frequency detector combined with a charge-pump
which drives the tuning amplifier and the 33 V output.
Four high-current PNP band switch buffers are provided
for band switching. Two PNP buffers can be switched on
simultaneously. The sum of the collector currents is limited
to 50 mA.
Depending on the reference divider ratio (512, 640 or
1024), the phase comparator operates at 3.90625 kHz,
6.25 kHz or 7.8125 kHz using a 4 MHz crystal.
The device can be controlled in accordance with the
I
2
C-bus format or the 3-wire bus format depending on the
voltage applied to the SW input (see Table 2). In the 3-wire
bus mode (SW = HIGH) pin 12 is the LOCK output.
The lock output is LOW when the PLL loop is locked. In the
I
2
C-bus mode (SW = LOW) the LOCK detector bit FL is set
to logic 1 when the loop is locked and is read on the SDA
line (status byte) during a read operation. The ADC input
is available on pin 12 for AFC control in the I
2
C-bus mode
only. The ADC code is read during a read operation on the
I
2
C-bus. In the test mode pin 12 is used as a test output for
f
ref
and
1
2
f
div
in the I
2
C-bus mode and the 3-wire bus mode
(see Table 6).
When the automatic charge-pump current switch mode is
activated, depending on the device given in Table 6, and
when the loop is phase-locked, the charge-pump current
value is automatically switched to LOW.
This action is taken to improve the carrier-to-noise ratio.
The status of this feature can be read in the ACPS flag
during a read operation on the I
2
C-bus (see Table 8).
I
2
C-bus format (SW = LOW)
Five serial bytes (including address byte) are required to
address the device, select the VCO frequency, program
the four PNP band switch buffers, set the charge-pump
current and the reference divider ratio.
The device has three independent I
2
C-bus addresses
which can be selected by applying a specific voltage on the
CE input (see Table 5). The general address C2 is always
valid. When the I
2
C-bus format is fully used, TSA5526 and
TSA5527 are equal.
3-wire bus format (SW = V
CC1
or open-circuit)
Data is transmitted to the device during a HIGH level on
the CE input (enable line pin 15). The device is compatible
with 18-bit and 19-bit data formats. The first four bits are
used to program the PNP band switch buffers and the
remaining bits are used to control the programmable
divider. A 27-bit data format may also be used to set the
charge-pump current, the reference divider ratio and for
test purposes. The differences between TSA5526 and
TSA5527 are given in Table 1.
When the 27-bit format is used, the TSA5526 and
TSA5527 are equal and the reference divider is controlled
by the RSA and RSB bits (see Table 7 and
Figs 3, 4 and 5).
Table 1
Differences between TSA5526 and TSA5527
Notes
1.
2.
The selection of the reference divider is given by an automatic identification of the data word length.
The reference divider is set to 640 at power-on reset.
TYPE NUMBER
DATA WORD
REFERENCE DIVIDER
512
(1)
1024
(1)
640
(2)
FREQUENCY STEP (kHz)
TSA5526
TSA5526
TSA5527
18-bit
19-bit
19-bit
62.5
31.25
50
相關PDF資料 |
PDF描述 |
|---|---|
| TSA5526T | ELECTRICAL POWER CORD |
| TSA5527AM | 1.3 GHz universal bus-controlled TV synthesizers |
| TSA5527AT | 1.3 GHz universal bus-controlled TV synthesizers |
| TSB12LV32-EP | IC APEX 20KE FPGA 100K 324-FBGA |
| TSB12LV01B-EP | FPGA (Field-Programmable Gate Array) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSA5526T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers |
| TSA5526TD-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C-Bus Frequency Synthesizer |
| TSA5527 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers |
| TSA5527AM | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers |
| TSA5527AT | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers |
發(fā)布緊急采購，3分鐘左右您將得到回復。