- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365968 > TSB12LV26PZ (Texas Instruments, Inc.) OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB12LV26PZ |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| 中文描述： | OHCI的山貓基于PCI的1394主控制器 |
| 文件頁(yè)數(shù)： | 59/106頁(yè) |
| 文件大小： | 605K |
| 代理商： | TSB12LV26PZ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)當(dāng)前第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)
5
–
3
Bit 0
MSB
LSB
Data Mover Data
DMD0
–
DMD15
1394 Packet Data
. . .Bit 31
Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Bit 8 Bit 9 Bit 10 Bit 11 Bit 12 Bit 13 Bit 14 Bit 15
Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Bit 8 Bit 9 Bit 10 Bit 11 Bit 12 Bit 13 Bit 14 Bit 15
Figure 5
–
3. Transmit Data Path
The DM isochronous transmit reads data from the DM interface (DMD[0
–
15] lines) and passes it to the 1394
isochronous transmit interface in accordance with Figure 5
–
2. The data path is shown in Figure 5
–
3. The
asynchronous header registers will contain the latest extracted header from the asynchronous stream when
the header is supplied via the DM port. For automatic header insertion, the
datalength
field in the header
register will be automatically updated by the payload size of the previous asynchronous transmit packet.
This option can be turned off by setting the appropriate bits in the DM control registers. The DM
asynchronous transmit reads data from the DM interface (DMD[0:15] lines) and passes it to the 1394
asynchronous interface in accordance with Figure 5
–
4
Asynchronous DM Idle
(DMDONE is high)
DMEN is 1, DMASYNC is 0
DMREADY is High
Asynchronous Arbitrate/Xmit
(DMDONE is low)
Arbitrate for Asynchronous Transmit
and Send Asynchronous Packet
Wait for Acknowledge
Ack Complete received
Data Block Done
(DMDONE is low)
End of All Packets
For This Data Block
Yes
Yes
No
Yes
No
No
Yes
DM Disabled
Re-enable via
Software
NOTE: DMEN and DMASYNC are configuration register bits, DMREADY is an input terminal, and DMDONE is an output
terminal.
Figure 5
–
4. Asychronous DM Flow Control (TSB12LV32 Transmit)
The DM Interfaces to the configuration register (CFR), the link core (Link), and the external data mover
interface (DMI).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB14AA1 | FPGA (Field-Programmable Gate Array) |
| TSB14AA1I | FPGA (Field-Programmable Gate Array) |
| TSB14AA1T | FPGA (Field-Programmable Gate Array) |
| TSB14C01MHV | IC APEX 20KE FPGA 160K 484-FBGA |
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB12LV26PZT | 功能描述:1394 接口集成電路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV26PZTG4 | 功能描述:1394 接口集成電路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV26TPZEP | 功能描述:1394 接口集成電路 Mil Enh OHCI-Lynx IEEE 1394 Host Cntlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV31 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER |
| TSB12LV31PZ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 General-Purpose Link-Layer Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。