- 您現在的位置：買賣IC網 > PDF目錄382720 > UCB1400BE (NXP SEMICONDUCTORS) Audio codec with touch screen controller and power management monitor PDF資料下載
參數資料
| 型號： | UCB1400BE |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | Audio codec with touch screen controller and power management monitor |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | 7 X 7 X 1.40 MM, PLASTIC, LQFP-48 |
| 文件頁數： | 10/63頁 |
| 文件大小： | 674K |
| 代理商： | UCB1400BE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
Philips Semiconductors
UCB1400
Audio codec with touch screen controller
and power management monitor
Product data
Rev. 02 — 21 June 2002
10 of 63
9397 750 09611
Koninklijke Philips Electronics N.V. 2002. All rights reserved.
Slot 2: Command data port:
The command data port is used to deliver 16-bit
control register write data in the event that the current command port operation is a
write cycle (as indicated by Slot 1, bit 19).
Bit(19:4) Control Register Write Data (stuffed with 0s if current operation is a read).
Bit(3:0) Reserved (stuffed with 0s)
If the current command port operation is a read, then the entire slot time must be
stuffed with 0s by the AC ’97 Controller.
Slot 3: PCM playback left channel:
Audio output frame slot 3 is the composite
digital audio left playback stream. Typically, this slot is composed of standard
PCM (.wav) output samples digitally mixed (on the AC ’97 Controller or host
processor) with music synthesis output samples. If a sample stream of resolution less
than 20 bits is transferred, the AC ’97 Controller must stuff all trailing non-valid bit
positions within this time slot with 0s.
Slot 4: PCM playback right channel:
Audio output frame slot 4 is the composite
digital audio right playback stream. Typically, this slot is composed of standard
PCM (.wav) output samples digitally mixed (on the AC ’97 Controller or host
processor) with music synthesis output samples. If a sample stream of resolution less
than 20 bits is transferred, the AC ’97 Controller must stuff all trailing non-valid bit
positions within this time slot with 0s.
Slots 5 through 12:
All other audio output frame slots are ignored by the UCB1400.
8.3.3
AC-link audio input frame (SDATA_IN)
The audio input frame data streams correspond to the multiplexed bundles of all
digital input data targeting the AC ’97 Controller. As is the case for audio output
frame, each AC-link audio input frame consists of 12, 20-bit time slots. Slot 0 is a
special reserved time slot containing 16 bits, which are used for AC-link protocol
infrastructure.
Slot 0: TAG:
Within slot 0, the first bit is a global bit (SDATA_IN slot 0, bit 15) which
flags whether UCB1400 is in the ‘Codec Ready’ state or not. If the ‘Codec Ready’ bit
is a 0, this indicates that UCB1400 is not ready for normal operation. This condition is
normal following the deassertion of power-on reset, for example, while UCB1400’s
voltage references settle. When the AC-link ‘Codec Ready’ indicator bit is a logic 1, it
indicates that the AC-link and UCB1400 control and status registers are in a fully
operational state. The AC ’97 Controller must further probe the Power-down
Control/Status Register (0x26) to determine exactly which subsections, if any, are
ready.
Prior to any attempts at putting UCB1400 into operation, the AC ’97 Controller should
poll the first bit in the audio input frame (SDATA_IN slot 0, bit 15) for an indication that
the UCB1400 has gone ‘Codec Ready’. Once the UCB1400 is sampled ‘Codec
Ready’ then the next 12 bit positions sampled by the AC ’97 Controller indicate which
of the corresponding 12 time slots are assigned to input data streams, and that they
contain valid data.
Figure 8
illustrates the time slot based AC-link protocol.
相關PDF資料 |
PDF描述 |
|---|---|
| UCB1400 | Audio codec with touch screen controller and power management monitor |
| UCB1500 | PCI to AC97 bridge/host controller |
| UCC1913D | Very low drop voltage regulators with inhibit |
| UCC1913DTR | Analog IC |
| UCC1913J | Very low drop voltage regulators with inhibit |
相關代理商/技術參數 |
參數描述 |
|---|---|
| UCB1400BE,128 | 功能描述:接口—CODEC AUDIO CODEC WITH TOUCHSCREEN RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UCB1400BE,151 | 功能描述:接口—CODEC AUDIO CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UCB1400BE,157 | 功能描述:接口—CODEC DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UCB1400BEFE | 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數據接口:串行 分辨率（位）:18 b ADC / DAC 數量:2 / 2 三角積分調變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| UCB1400BE-S | 功能描述:接口—CODEC AUDIO CODEC NO NEW DESIGNS RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。