欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: UDA1325
廠商: NXP Semiconductors N.V.
元件分類: Codec
英文描述: Universal Serial Bus USB CODEC
中文描述: 通用串行總線解碼器
文件頁數: 12/52頁
文件大小: 310K
代理商: UDA1325
1999 May 10
12
Philips Semiconductors
Preliminary specification
Universal Serial Bus (USB) CODEC
UDA1325
The Asynchronous Digital-to-Analog Converter
(ADAC)
The ADAC receives audio data from the USB processor or
from the digital I/O-bus. The ADAC is able to reconstruct
the sample clock from the rate at which the audio samples
arrive and handles the audio sound processing. After the
processing, the audio signal is upsampled, noise-shaped
and converted to analog output voltages capable of driving
a line output.
The ADAC consists of:
A Sample Frequency Generator (SFG)
FIFO registers
An audio feature processing DSP
Two digital upsampling filters and a variable hold
register
A digital Noise Shaper (NS)
A Filter Stream DAC (FSDAC) with integrated filter and
line output drivers.
The Sample Frequency Generator (SFG)
The SFG controls the timing signals for the asynchronous
digital-to-analog conversion. By means of a digital PLL,
the SFG automatically recovers the applied sampling
frequency and generates the accurate timing signals for
the audio feature processing DSP and the upsampling
filters.
The lock time of the digital PLL can be chosen (see
Table 8). While the digital PLL is not in lock, the ADAC is
muted. As soon as the digital PLL is in lock, the mute is
released as described in Section “Soft mute control”.
First-In First-Out (FIFO) registers
The FIFO registers are used to store the audio samples
temporarily coming from the USB processor or from the
digital I/O input. The use of a FIFO (in conjunction with the
SFG) is necessary to remove all jitter present on the
incoming audio signal.
The sound processing DSP
A DSP processes the sound features. The control and
mapping of the sound features is explained in Section
“Controlling the playback features of the ADAC”.
Depending on the sampling rate (f
s
) the DSP knows four
frequency domains in which the treble and bass are
regulated. The domain is chosen automatically.
Table 4
Frequency domains for audio processing by the
DSP
The upsampling filters and variable hold function
After the audio feature processing DSP two upsampling
filters and a variable hold function increase the
oversampling rate to 128f
s
.
The noise shaper
A 3rd-order noise shaper converts the oversampled data
to a noise-shaped bitstream for the FSDAC. The in-band
quantization noise is shifted to frequencies well above the
audio band.
The Filter Stream DAC (FSDAC)
The FSDAC is a semi-digital reconstruction filter that
converts the 1-bit data stream of the noise shaper to an
analog output voltage. The filter coefficients are
implemented as current sources and are summed at
virtual ground of the output operational amplifier. In this
way very high signal-to-noise performance and low clock
jitter sensitivity is achieved. A post filter is not needed
because of the inherent filter function of the DAC.
On-board amplifiers convert the FSDAC output current to
an output voltage signal capable of driving a line output.
DOMAIN
SAMPLE FREQUENCY (kHz)
1
2
3
4
5 to 12
12 to 25
25 to 40
40 to 55
相關PDF資料
PDF描述
UDA1325H Universal Serial Bus USB CODEC
UDA1325PS Universal Serial Bus USB CODEC
UDA1326PS USB AUDIO-CODEC(通用串行總線音頻編解碼器)
UDA1331H Universal Serial Bus USB Audio Playback Peripheral APP
UDA1334BT Low power audio DAC
相關代理商/技術參數
參數描述
UDA1325H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus USB CODEC
UDA1325PS 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus USB CODEC
UDA1328 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multi-channel filter DAC
UDA1328T 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multi-channel filter DAC
UDA1330A 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low-cost stereo filter DAC
主站蜘蛛池模板: 睢宁县| 镇远县| 沛县| 绿春县| 新龙县| 色达县| 新干县| 友谊县| 乐东| 微博| 华亭县| 边坝县| 广水市| 沅江市| 剑阁县| 饶阳县| 萝北县| 华蓥市| 清丰县| 大洼县| 公主岭市| 镇安县| 泰兴市| 天水市| 灯塔市| 腾冲县| 禄劝| 景谷| 米泉市| 进贤县| 永福县| 江川县| 驻马店市| 华安县| 松潘县| 滦南县| 塔河县| 商河县| 和林格尔县| 神农架林区| 富锦市|