- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄36343 > 935273871518 (NXP SEMICONDUCTORS) 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935273871518 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | ADC |
| 英文描述： | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, PLASTIC, SOT-486-1, LQFP-144 |
| 文件頁(yè)數(shù)： | 31/61頁(yè) |
| 文件大小： | 326K |
| 代理商： | 935273871518 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)
2004 May 18
37
Philips Semiconductors
Product specication
Triple 8-bit video ADC up to 270 Msps
TDA8754
9.19
Clock output register
Table 53 CLKOUTPUT (1Ah) bit allocation
Table 54 CLKOUTPUT (1Ah) bit description
5
DEOENRGB
enables the output DEO to be set to high-impedance
0 = active signal
1 = high-impedance
4
HSOENRGB
enables the output HSYNCO to be set to high-impedance
0 = active signal
1 = high-impedance
3
HPDOEN
enables the output HPDO to be set to high-impedance
0 = active signal
1 = high-impedance
2
VSOENRGB
enables the output VSYNCO to be set to high-impedance
0 = active signal
1 = high-impedance
1
CLPOEN
enables the output CLPO to be set to high-impedance
0 = active signal
1 = high-impedance
0
FIELDOEN
enables the output FIELDO to be set to high-impedance
0 = active signal
1 = high-impedance
BIT
7
6
5
43210
Symbol
CKSELRGB
DLYCLKRGB
CKDATINV
OUTOSCILL
CKOENRGB
Default
X
00001
BIT
SYMBOL
DESCRIPTION
7 to 5
not used
4
CKSELRGB
enables the selection of the signal on the pin CKDATA
0 = clock of output buffers; signal Ckdata
1 = pixel clock of the converter; signal Ckadco
3
DLYCLKRGB
enables a delay of 2 ns to be added to the clock Ckdata
0 = no delay
1 = 2 ns delay
2
CKDATINV
enables the polarity of the output CKDATA to be inverted
0 = non-inverted
1 = inverted
1
OUTOSCILL
enables pin CKDATA to be switched with a multiplexer to have signal Ckdata or the
internal oscillator on the output
0 = Ckdata
1 = for test
BIT
SYMBOL
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935272706518 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 935272703551 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 935272706551 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 935276541518 | SPECIALTY ANALOG CIRCUIT, PDSO16 |
| 935276541512 | SPECIALTY ANALOG CIRCUIT, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935275527134 | 制造商:NXP Semiconductors 功能描述:IC BUS SWITCH OCTAL QUAD 20TSSOP |
| 935277864112 | 制造商:NXP Semiconductors 功能描述:IC CPU |
| 935278818112 | 制造商:NXP Semiconductors 功能描述:LCD DRVR 20DIGIT 2.5V/3.3V/5V 56-Pin VSO Tube |
| 935280517132 | 制造商:NXP Semiconductors 功能描述:IC TRANSLATING BUFFER 6XSON |
| 935281751112 | 制造商:NXP Semiconductors 功能描述:IC BUFFER/DVR 16BIT 3ST 48TSSOP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。