欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD7705BRU
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
中文描述: 2-CH 16-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16
封裝: MO-153AB, TSSOP-16
文件頁數(shù): 16/32頁
文件大?。?/td> 264K
代理商: AD7705BRU
AD7705/AD7706
–16–
REV. A
ANALOG INPUT
Analog Input Ranges
The AD7705 contains two differential analog input pairs
AIN1(+), AIN1(–) and AIN2(+), AIN2(–). These input pairs
provide programmable-gain, differential input channels that
can handle either unipolar or bipolar input signals. It should be
noted that the bipolar input signals are referenced to the re-
spective AIN(–) input of each input pair. The AD7706 contains
three pseudo differential analog input pairs AIN1, AIN2 and
AIN3, which are referenced to the COMMON input on the part.
In unbuffered mode, the common-mode range of the input is
from GND to V
DD
, provided that the absolute value of the
analog input voltage lies between GND–30mV and V
DD
+30mV. This means that in unbuffered mode the part can
handle both unipolar and bipolar input ranges for all gains.
Absolute voltages of GND – 200 mV can be accommodated on
the analog inputs at 25
°
C without degradation in performance,
but leakage current increases appreciably with increasing tem-
perature. In buffered mode, the analog inputs can handle
much larger source impedances, but the absolute input voltage
range is restricted to between GND+ 50mV to V
DD
– 1.5 V
which also places restrictions on the common-mode range. This
means that in buffered mode there are some restrictions on the
allowable gains for bipolar input ranges. Care must be taken in
setting up the common-mode voltage and input voltage range
so that the above limits are not exceeded, otherwise there will
be a degradation in linearity performance.
In unbuffered mode, the analog inputs look directly into the
7pF input sampling capacitor, C
SAMP
. The dc input leakage
current in this unbuffered mode is 1nA maximum. As a result,
the analog inputs see a dynamic load that is switched at the
input sample rate (see Figure 11). This sample rate depends on
master clock frequency and selected gain. C
SAMP
is charged to
AIN(+) and discharged to AIN(–) every input sample cycle.
The effective on-resistance of the switch, R
SW
, is typically 7k
.
C
SAMP
must be charged through R
SW
and through any external
source impedances every input sample cycle. Therefore, in
unbuffered mode, source impedances mean a longer charge time
for C
SAMP
and this may result in gain errors on the part. Table
XIV shows the allowable external resistance/capacitance values,
for unbuffered mode, such that no gain error to the 16-bit level
is introduced on the part. Note that these capacitances are
total capacitances on the analog input, external capacitance
plus 10 pF capacitance from the pins and lead frame of the device.
AIN(+)
AIN(–)
SWITCHING FREQUENCY DEPENDS ON
f
CLKIN
AND SELECTED GAIN
R
SW
(7k
V
TYP)
C
(7pF)
HIGH
IMPEDANCE
1G
V
BIAS
Figure 11. Unbuffered Analog Input Structure
Table XIV. External R, C Combination for No 16-Bit Gain
Error (Unbuffered Mode Only)
External Capacitance (pF)
0
50
100
Gain
500
1000
5000
1
2
4
8–128
368 k
177.2 k
82.8 k
35.2 k
90.6 k
44.2 k
21.2 k
9.6 k
54.2 k
26.4 k
12.6 k
5.8 k
14.6 k
7.2 k
3.4 k
1.58
8.2 k
4 k
1.94 k
540
880
2.2 k
1.12 k
240
In buffered mode, the analog inputs look into the high-impedance
inputs stage of the on-chip buffer amplifier. C
SAMP
is charged
via this buffer amplifier such that source impedances do not
affect the charging of C
SAMP
. This buffer amplifier has an offset
leakage current of 1 nA. In this buffered mode, large source
impedances result in a small dc offset voltage developed across
the source impedance, but not in a gain error.
Input Sample Rate
The modulator sample frequency for the AD7705/AD7706
remains at f
CLKIN
/128 (19.2kHz @ f
CLKIN
= 2.4576MHz) re-
gardless of the selected gain. However, gains greater than 1 are
achieved by a combination of multiple input samples per modu-
lator cycle and a scaling of the ratio of reference capacitor to
input capacitor. As a result of the multiple sampling, the input
sample rate of the device varies with the selected gain (see Table
XV). In buffered mode, the input is buffered before the input
sampling capacitor. In unbuffered mode, where the analog
input looks directly into the sampling capacitor, the effective
input impedance is 1/C
SAMP
×
f
S
where C
SAMP
is the input sam-
pling capacitance and f
S
is the input sample rate.
Table XV. Input Sampling Frequency vs. Gain
Gain
Input Sampling Frequency (f
S
)
f
CLKIN
/64 (38.4kHz @ f
CLKIN
= 2.4576MHz)
2
f
CLKIN
/64 (76.8kHz @ f
CLKIN
= 2.4576MHz)
4
×
f
CLKIN
/64 (76.8kHz @ f
CLKIN
= 2.4576MHz)
8
×
f
CLKIN
/64 (307.2kHz @ f
CLKIN
= 2.4576MHz)
1
2
4
8–128
Bipolar/Unipolar Inputs
The analog inputs on the AD7705/AD7706 can accept either
unipolar or bipolar input voltage ranges. Bipolar input ranges do
not imply that the part can handle negative voltages on its analog
input, since the analog input cannot go more negative than
–30 mV to ensure correct operation of these parts. The input
channels are fully differential. As a result, on the AD7705, the
voltage to which the unipolar and bipolar signals on the AIN(+)
input are referenced is the voltage on the respective AIN(–)
input. On the AD7706, the voltages applied to the analog input
channels are referenced to the COMMON input. For example, if
AIN1(–) is +2.5V and the AD7705 is configured for unipolar
operation with a gain of 2 and a V
REF
of +2.5V, the input voltage
range on the AIN1(+) input is +2.5V to +3.75V. If AIN1(–) is
+2.5V and the AD7705 is configured for bipolar mode with a
gain of 2 and a V
REF
of +2.5V, the analog input range on the
AIN1(+) input is +1.25V to +3.75 V (i.e., 2.5V
±
1.25V). If
AIN1(–) is at GND, the part cannot be configured for bipolar
ranges in excess of
±
30mV.
相關(guān)PDF資料
PDF描述
AD7706 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
AD7706BN ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
AD7706BR 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
AD7706BRU 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
AD7705EB Precision Zero-Drift Operational Amplifier with Internal Capacitors; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7705BRU-REEL 功能描述:IC ADC 16BIT 2CH 16-TSSOP T/R RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7705BRU-REEL7 功能描述:IC ADC 16BIT 2CH 16-TSSOP T/R RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7705BRUZ 功能描述:IC ADC 16BIT 2CH 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7705BRUZ 制造商:Analog Devices 功能描述:IC 制造商:Analog Devices 功能描述:IC, ADC, 16BIT, 500SPS, TSSOP-16
AD7705BRUZ 制造商:Analog Devices 功能描述:ADC 2CH 16BIT SIG DEL 16TSSOP
主站蜘蛛池模板: 云和县| 祥云县| 慈溪市| 沅陵县| 逊克县| 富民县| 克拉玛依市| 山阴县| 宣威市| 岑巩县| 岑溪市| 渑池县| 铁力市| 兴安县| 大英县| 大城县| 渝中区| 勃利县| 汝城县| 合作市| 广德县| 长沙县| 永昌县| 化隆| 呼和浩特市| 商水县| 宜宾市| 从江县| 伽师县| 股票| 江西省| 河曲县| 安溪县| 武强县| 凤山县| 安阳县| 阿拉善左旗| 周宁县| 高清| 肥城市| 永仁县|