欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7705BRU
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
中文描述: 2-CH 16-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16
封裝: MO-153AB, TSSOP-16
文件頁數: 27/32頁
文件大?。?/td> 264K
代理商: AD7705BRU
AD7705/AD7706
–27–
REV. A
interface lines to three, is to monitor the
DRDY
output line
from the AD7705/AD7706. The monitoring of the
DRDY
line
can be done in two ways. First,
DRDY
can be connected to one
of the 8XC51’s port bits (such as P1.0) which is configured as
an input. This port bit is then polled to determine the status of
DRDY
. The second scheme is to use an interrupt-driven system,
in which case the
DRDY
output is connected to the
INT1
input
of the 8XC51. For interfaces that require control of the
CS
input on the AD7705/AD7706, one of the port bits of the
8XC51 (such as P1.1), which is configured as an output, can be
used to drive the
CS
input. The 8XC51 is configured in its
Mode 0 serial interface mode. Its serial interface contains a
single data line. As a result, the DATA OUT and DATA IN
pins of the AD7705/AD7706 should be connected together with
a 10 k
pull-up resistor. The serial clock on the 8XC51 idles
high between data transfers. The 8XC51 outputs the LSB first
in a write operation, while the AD7705/AD7706 expects the
MSB first so the data to be transmitted has to be rearranged
before being written to the output serial register. Similarly,
the AD7705/AD7706 outputs the MSB first during a read op-
eration while the 8XC51 expects the LSB first. Therefore, the
data read into the serial buffer needs to be rearranged before the
correct data word from the AD7705/AD7706 is available in the
accumulator.
RFS
DT
ADSP-2103/
ADSP-2105
RESET
SCLK
DATA OUT
DATA IN
CS
AD7705/AD7706
V
DD
TFS
DR
SCLK
Figure 21. AD7705/AD7706 to ADSP-2103/ADSP-2105
Interface
AD7705/AD7706 to ADSP-2103/ADSP-2105 Interface
Figure 21 shows an interface between the AD7705/AD7706 and
the ADSP-2103/ADSP-2105 DSP processor. In the interface
shown, the
DRDY
bit of the Communications Register is again
monitored to determine when the Data Register is updated. The
alternative scheme is to use an interrupt-driven system, in which
case the
DRDY
output is connected to the IRQ2 input of the
ADSP-2103/ADSP-2105. The serial interface of the ADSP-
2103/ADSP-2105 is set up for alternate framing mode. The
RFS
and
TFS
pins of the ADSP-2103/ADSP-2105 are config-
ured as active low outputs and the ADSP-2103/ADSP-2105
serial clock line, SCLK, is also configured as an output. The
CS
for the AD7705/AD7706 is active when either the
RFS
or
TFS
outputs from the ADSP-2103/ADSP-2105 are active. The serial
clock rate on the ADSP-2103/ADSP-2105 should be limited to
3MHz to ensure correct operation with the AD7705/AD7706.
CODE FOR SETTING UP THE AD7705/AD7706
Table XVII gives a set of read and write routines in C code for
interfacing the 68HC11 microcontroller to the AD7705. The
sample program sets up the various registers on the AD7705
and reads 1000 samples from the part into the 68HC11. The
setup conditions on the part are exactly the same as those out-
lined for the flowchart of Figure 18. In the example code given
here, the
DRDY
output is polled to determine if a new valid
word is available in the data register. The very same sequence is
applicable for the AD7706.
The sequence of the events in this program are as follows:
1. Write to the Communications Register, selecting channel one
as the active channel and setting the next operation to be a
write to the clock register.
2. Write to Clock Register setting the CLK DIV bit which
divides the external clock internally by two. This assumes
that the external crystal is 4.9512 MHz. The update rate is
selected to be 50 Hz.
3. Write to Communication Register selecting Channel 1 as the
active channel and setting the next operation to be a write to
the Setup Register.
4. Write to the Setup Register, setting the gain to 1, setting
bipolar mode, buffer off, clearing the filter synchronization
and initiating a self-calibration.
5. Poll the
DRDY
output.
6. Read the data from the Data Register.
7. Loop around doing Steps 5 and 6 until the specified number
of samples have been taken from the selected channel.
相關PDF資料
PDF描述
AD7706 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
AD7706BN ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
AD7706BR 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
AD7706BRU 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
AD7705EB Precision Zero-Drift Operational Amplifier with Internal Capacitors; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C
相關代理商/技術參數
參數描述
AD7705BRU-REEL 功能描述:IC ADC 16BIT 2CH 16-TSSOP T/R RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD7705BRU-REEL7 功能描述:IC ADC 16BIT 2CH 16-TSSOP T/R RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD7705BRUZ 功能描述:IC ADC 16BIT 2CH 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率(每秒):1M 數據接口:串行,SPI? 轉換器數目:1 功率耗散(最大):- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7705BRUZ 制造商:Analog Devices 功能描述:IC 制造商:Analog Devices 功能描述:IC, ADC, 16BIT, 500SPS, TSSOP-16
AD7705BRUZ 制造商:Analog Devices 功能描述:ADC 2CH 16BIT SIG DEL 16TSSOP
主站蜘蛛池模板: 三原县| 湖北省| 北安市| 淄博市| 慈溪市| 龙岩市| 双峰县| 丰都县| 梅河口市| 石景山区| 大石桥市| 青浦区| 红原县| 济阳县| 淮安市| 南开区| 磐石市| 合阳县| 杭锦后旗| 得荣县| 台北县| 马尔康县| 红桥区| 叙永县| 阳春市| 绵竹市| 山西省| 随州市| 盱眙县| 延庆县| 宁都县| 勐海县| 韶山市| 禄劝| 安远县| 安庆市| 龙泉市| 奉节县| 宜兰市| 闽清县| 资溪县|