- 您現在的位置：買賣IC網 > PDF目錄373914 > AD7712* (Analog Devices, Inc.) Rail-to-Rail, Very Low Noise Universal Dual Filter Building Block; Package: SSOP; No of Pins: 16; Temperature Range: 0°C to +70°C PDF資料下載
參數資料
| 型號： | AD7712* |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Rail-to-Rail, Very Low Noise Universal Dual Filter Building Block; Package: SSOP; No of Pins: 16; Temperature Range: 0°C to +70°C |
| 中文描述： | LC2MOS信號調理模數轉換器 |
| 文件頁數： | 10/28頁 |
| 文件大小： | 229K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. E
–10–
AD7712
PGA Gain
G2
0
0
0
0
1
1
1
1
Channel Selection
CH
Channel
0
AIN1
1
AIN2
Power-Down
PD
0
Normal Operation
1
Power-Down
Word Length
WL
Output Word Length
0
16-Bit
1
24-Bit
Burnout Current
BO
0
Off
1
On
Bipolar/Unipolar Selection (Both Inputs)
B/U
0 Bipolar
1 Unipolar
Filter Selection (FS11–FS0)
The on-chip digital filter provides a Sinc
3
(or (Sinx/x)
3
) filter response. The 12 bits of data programmed into these bits determine
the filter cutoff frequency, the position of the first notch of the filter and the data rate for the part. In association with the gain selec-
tion, it also determines the output noise (and hence the effective resolution) of the device.
The first notch of the filter occurs at a frequency determined by the relationship: filter first notch frequency = (f
CLK IN
/512)/
code
where
code
is the decimal equivalent of the code in bits FS0 to FS11 and is in the range 19 to 2,000. With the nominal f
CLK IN
of
10 MHz, this results in a first notch frequency range from 9.76 Hz to 1.028 kHz. To ensure correct operation of the AD7712, the
value of the code loaded to these bits must be within this range. Failure to do this will result in unspecified operation of the device.
Changing the filter notch frequency, as well as the selected gain, impacts resolution. Tables I and II and Figure 2 show the effect of
the filter notch frequency and gain on the effective resolution of the AD7712. The output data rate (or effective conversion time) for
the device is equal to the frequency selected for the first notch of the filter. For example, if the first notch of the filter is selected at
50 Hz, then a new word is available at a 50 Hz rate or every 20 ms. If the first notch is at 1 kHz, a new word is available every 1 ms.
The settling time of the filter to a full-scale step input change is worst case 4
×
1/(output data rate). This settling time is to 100% of
the final value. For example, with the first filter notch at 50 Hz, the settling time of the filter to a full-scale step input change is
80 ms max. If the first notch is at 1 kHz, the settling time of the filter to a full-scale input step is 4 ms max. This settling time can be
reduced to 3
×
l/(output data rate) by synchronizing the step input change to a reset of the digital filter. In other words, if the step
input takes place with
SYNC
low, the settling time will be 3
×
l/(output data rate). If a change of channels takes place, the settling
time is 3
×
l/(output data rate) regardless of the
SYNC
input.
The –3 dB frequency is determined by the programmed first notch frequency according to the relationship: filter –3 dB frequency
= 0.262
×
first notch frequency.
Gl
0
0
1
1
0
0
1
1
G0
0
1
0
1
0
1
0
1
Gain
1
2
4
8
16
32
64
128
(Default Condition After the Internal Power-On Reset)
Low Level Input
High Level Input
(Default Condition After the Internal Power-On Reset)
(Default Condition After the Internal Power-On Reset)
(Default Condition After Internal Power-On Reset)
(Default Condition After Internal Power-On Reset)
(Default Condition After Internal Power-On Reset)
相關PDF資料 |
PDF描述 |
|---|---|
| AD7712 | Signal Conditioning ADC(LC2MOS信號調節A/D轉換器) |
| AD7713* | LC2MOS Loop-Powered Signal Conditioning ADC |
| AD7713AN | LC2MOS Loop-Powered Signal Conditioning ADC |
| AD7713AQ | LC2MOS Loop-Powered Signal Conditioning ADC |
| AD7713AR | LC2MOS Loop-Powered Signal Conditioning ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7712_04 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC |
| AD7712AN | 功能描述:IC ADC SIGNAL COND LC2MOS 24-DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
| AD7712ANZ | 功能描述:IC ADC SIGNAL COND LC2MOS 24-DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7712ANZ | 制造商:Analog Devices 功能描述:IC ADC 24-BIT SIGMA DELTA |
發布緊急采購，3分鐘左右您將得到回復。