- 您現在的位置：買賣IC網 > PDF目錄373915 > AD7715* (Analog Devices, Inc.) 3 V/5 V. 450 uA 16-Bit. Sigma-Delta ADC PDF資料下載
參數資料
| 型號： | AD7715* |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 3 V/5 V. 450 uA 16-Bit. Sigma-Delta ADC |
| 中文描述： | 3 V / 5號五，450微安16位。 Σ-Δ模數轉換器 |
| 文件頁數： | 11/31頁 |
| 文件大小： | 474K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
AD7715
–11–
REV. C
Table IV. Output Update Rates
CLK*
FS1
FS0
Output Update Rate
–3dB Filter Cutoff
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
20Hz
25Hz
100Hz
200Hz
50Hz
60Hz
250Hz
500Hz
5.24Hz
6.55Hz
26.2Hz
52.4Hz
13.1Hz
15.7Hz
65.5Hz
131Hz
Default Status
*Assumes correct clock frequency at MCLK IN pin
B
/U
Bipolar/Unipolar Operation. A 0 in this bit selects Bipolar Operation. This is the default (Power-On or
RESET
) status of this bit. A 1 in this bit selects unipolar operation.
Buffer Control. With this bit low, the on-chip buffer on the analog input is shorted out. With the buffer
shorted out, the current flowing in the AV
DD
line is reduced to 250
μ
A (all gains at f
CLK IN
= 1 MHz and gain
of 1 or 2 at f
CLK IN
= 2.4576 MHz) or 500
μ
A (gains of 32 and 128 @ f
CLK IN
= 2.4576 MHz) and the output
noise from the part is at its lowest. When this bit is high, the on-chip buffer is in series with the analog input
allowing the input to handle higher source impedances.
Filter Synchronization. When this bit is high, the nodes of the digital filter, the filter control logic and the
calibration control logic are held in a reset state and the analog modulator is also held in its reset state. When
this bit goes low, the modulator and filter start to process data and a valid word is available in 3
×
1/(output
update rate), i.e., the settling-time of the filter. This FSYNC bit does not affect the digital interface and does
not reset the
DRDY
output if it is low.
BUF
FSYNC
Test Register (RS1, RS0 = 1, 0)
The part contains a Test Register which is used in testing the device. The user is advised not to change the status of any of the
bits in this register from the default (Power-On or RESET) status of all 0s as the part will be placed in one of its test modes and
will not operate correctly. If the part enters one of its test modes, exercising
RESET
will exit the part from the mode. An alterna-
tive scheme for getting the part out of one of its test modes, is to reset the interface by writing 32 successive 1s to the part and
then load all 0s to the Test Register.
Data Register (RS1, RS0 = 1, 1)
The Data Register on the part is a read-only 16-bit register which contains the most up-to-date conversion result from the
AD7715. If the Communications Register data sets up the part for a write operation to this register, a write operation must actu-
ally take place to return the part to where it is expecting a write operation to the Communications Register (the default state of
the interface). However, the 16 bits of data written to the part will be ignored by the AD7715.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7715ACHIPS-3 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715ACHIPS-5 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7719BRU | Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC |
| AD7719 | Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC |
| AD7719BR | Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7715_10 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC |
| AD7715-5EB | 制造商:Analog Devices 功能描述: |
| AD7715ACHIPS-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715ACHIPS-5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
發布緊急采購，3分鐘左右您將得到回復。