- 您現在的位置：買賣IC網 > PDF目錄373915 > AD7715* (Analog Devices, Inc.) 3 V/5 V. 450 uA 16-Bit. Sigma-Delta ADC PDF資料下載
參數資料
| 型號： | AD7715* |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 3 V/5 V. 450 uA 16-Bit. Sigma-Delta ADC |
| 中文描述： | 3 V / 5號五，450微安16位。 Σ-Δ模數轉換器 |
| 文件頁數： | 24/31頁 |
| 文件大?。?/td> | 474K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
REV. C
AD7715
–24–
MICROCOMPUTER/MICROPROCESSOR INTERFACING
The AD7715’s flexible serial interface allows for easy interface
to most microcomputers and microprocessors. The flowchart of
Figure 8 outlines the sequence which should be followed when
interfacing a microcontroller or microprocessor to the AD7715.
Figures 9, 10 and 11 show some typical interface circuits.
The serial interface on the AD7715 has the capability of operat-
ing from just three wires and is compatible with SPI interface
protocols. The three-wire operation makes the part ideal for
isolated systems where minimizing the number of interface lines
minimizes the number of opto-isolators required in the system.
The rise and fall times of the digital inputs to the AD7715
(especially the SCLK input) should be no longer than 1
μ
s.
Most of the registers on the AD7715 are 8-bit registers. This
facilitates easy interfacing to the 8-bit serial ports of microcon-
trollers. Some of the registers on the part are up to 16bits, but
data transfers to these 16-bit registers can consist of a full 16-bit
transfer or two 8-bit transfers to the serial port of the microcon-
troller. DSP processors and microprocessors generally transfer
16 bits of data in a serial data operation. Some of these proces-
sors, such as the ADSP-2105, have the facility to program the
amount of cycles in a serial transfer. This allows the user to
tailor the number of bits in any transfer to match the register
length of the required register in the AD7715.
Even though some of the registers on the AD7715 are only eight
bits in length, communicating with two of these registers in
successive write operations can be handled as a single 16-bit
data transfer if required. For example, if the Setup Register is to
be updated, the processor must first write to the Communica-
tions Register (saying that the next operation is a write to the
Setup Register) and then write eight bits to the Setup Register.
This can all be done in a single 16-bit transfer if required be-
cause once the eight serial clocks of the write operation to the
Communications Register have been completed, the part imme-
diately sets itself up for a write operation to the Setup Register.
AD7715 to 68HC11 Interface
Figure 9 shows an interface between the AD7715 and the
68HC11 microcontroller. The diagram shows the minimum
(three-wire) interface with
CS
on the AD7715 hardwired low.
In this scheme, the
DRDY
bit of the Communications Register
is monitored to determine when the Data Register is updated.
An alternative scheme, which increases the number of interface
AD7715
DATA OUT
SCLK
CS
68HC11
SS
DV
DD
RESET
DATA IN
SCK
MISO
MOSI
DV
DD
Figure 9. AD7715 to 68HC11 Interface
lines to four, is to monitor the
DRDY
output line from the
AD7715. The monitoring of the
DRDY
line can be done in two
ways. First,
DRDY
can be connected to one of the 68HC11’s
port bits (such as PC0) which is configured as an input. This
port bit is then polled to determine the status of
DRDY
. The
second scheme is to use an interrupt driven system, in which
case the
DRDY
output is connected to the
IRQ
input of the
68HC11. For interfaces that require control of the
CS
input on
the AD7715, one of the port bits of the 68HC11 (such as PC1),
which is configured as an output, can be used to drive the
CS
input.
The 68HC11 is configured in the master mode with its CPOL
bit set to a logic one and its CPHA bit set to a logic one. When
the 68HC11 is configured like this, its SCLK line idles high
between data transfers. The AD7715 is not capable of full du-
plex operation. If the AD7715 is configured for a write opera-
tion, no data appears on the DATA OUT lines even when the
SCLK input is active. Similarly, if the AD7715 is configured for
a read operation, data presented to the part on the DATA IN
line is ignored even when SCLK is active.
Coding for an interface between the 68HC11 and the AD7715
is given in Table XVI. In this example, the
DRDY
output line
of the AD7715 is connected to the PC0 port bit of the 68HC11
and is polled to determine its status.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7715ACHIPS-3 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715ACHIPS-5 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7719BRU | Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC |
| AD7719 | Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC |
| AD7719BR | Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7715_10 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC |
| AD7715-5EB | 制造商:Analog Devices 功能描述: |
| AD7715ACHIPS-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715ACHIPS-5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
發布緊急采購，3分鐘左右您將得到回復。