- 您現在的位置：買賣IC網 > PDF目錄373915 > AD7719BR (ANALOG DEVICES INC) Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC PDF資料下載
參數資料
| 型號： | AD7719BR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC |
| 中文描述： | 6-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28 |
| 封裝： | MS-013AE, SOIC-28 |
| 文件頁數： | 7/40頁 |
| 文件大?。?/td> | 367K |
| 代理商： | AD7719BR |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
REV. 0
AD7719
–7–
TIMING CHARACTERISTICS
1, 2
5.25 V; AGND = DGND = 0 V; X
TAL
= 32.768 kHz; Input Logic 0 = 0 V, Logic 1 = DV
DD
unless otherwise noted.)
Limit at T
MIN
, T
MAX
(B Version)
Parameter
Unit
Conditions/Comments
t
1
t
2
Read Operation
t
3
t
4
t
54
32.768
50
kHz typ
ns min
Crystal Oscillator Frequency.
RESET
Pulsewidth
0
0
0
60
80
0
60
80
100
100
0
10
80
100
ns min
ns min
ns min
ns max
ns max
ns min
ns max
ns max
ns min
ns min
ns min
ns min
ns max
ns max
RDY
to
CS
Setup Time
CS
Falling Edge to SCLK Active Edge Setup Time
3
SCLK Active Edge to Data Valid Delay
3
DV
DD
= 4.75 V to 5.25 V
DV
DD
= 2.7 V to 3.6 V
CS
Falling Edge to Data Valid Delay
3
DV
DD
= 4.75 V to 5.25 V
DV
DD
= 2.7 V to 3.6 V
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS
Rising Edge to SCLK Inactive Edge Hold Time
3
Bus Relinquish Time after SCLK Inactive Edge
3
t
5A4, 5
t
6
t
7
t
8
t
96
t
10
SCLK Active Edge to
RDY
High
3, 7
Write Operation
t
11
t
12
t
13
t
14
t
15
t
16
0
30
25
100
100
0
ns min
ns min
ns min
ns min
ns min
ns min
CS
Falling Edge to SCLK Active Edge Setup Time
3
Data Valid to SCLK Edge Setup Time
Data Valid to SCLK Edge Hold Time
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS
Rising Edge to SCLK Edge Hold Time
NOTES
1
Sample tested during initial release to ensure compliance. All input signals are specified with t
R
= t
F
= 5 ns (10% to 90% of DV
DD
) and timed from a voltage level of 1.6 V.
2
See Figures 2 and 3.
3
SCLK active edge is falling edge of SCLK.
4
These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross the V
or V
OH
limits.
5
This specification only comes into play if
CS
goes low while SCLK is low. It is required primarily for interfacing to DSP machines.
6
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapo-
lated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the
part and as such are independent of external bus loading capacitances.
7
RDY
returns high after a read of both ADCs. The same data can be read again, if required, while
RDY
is high, although care should be taken that subsequent reads do not occur
close to the next output update.
(AV
DD
= 2.7 V to 3.6 V or AV
DD
= 4.75 V to 5.25 V; DV
DD
= 2.7 V to 3.6 V or DV
DD
= 4.75 V to
I
SINK
(1.6mA WITH DV
DD
= 5V
100 A WITH DV
DD
= 3V)
1.6V
I
SOURCE
(200 A WITH DV
DD
= 5V
100 A WITH DV
DD
= 3V)
TO OUTPUT
PIN
50pF
Figure 1. Load Circuit for Timing Characterization
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD7719 features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
相關PDF資料 |
PDF描述 |
|---|---|
| AD7720 | CMOS Sigma-Delta Modulator |
| AD7720BRU | CMOS Sigma-Delta Modulator |
| AD7721 | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| AD7721AN | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| AD7721AR | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7719BR-REEL | 功能描述:IC ADC 16BIT 24BIT DUAL 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7719BR-REEL7 | 功能描述:IC ADC 16BIT 24BIT DUAL 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7719BRU | 制造商:Analog Devices 功能描述:ADC Dual Delta-Sigma 105sps 24-bit Serial 28-Pin TSSOP |
| AD7719BRU-REEL | 制造商:Analog Devices 功能描述:ADC Dual Delta-Sigma 105sps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC DUAL DELTA-SIGMA 0.105KSPS 24BIT SERL 28TSSOP - Tape and Reel |
| AD7719BRU-REEL7 | 制造商:Analog Devices 功能描述:ADC Dual Delta-Sigma 105sps 24-bit Serial 28-Pin TSSOP T/R |
發布緊急采購，3分鐘左右您將得到回復。