- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373915 > AD7721 (Analog Devices, Inc.) CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC PDF資料下載
參數(shù)資料
| 型號： | AD7721 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| 中文描述： | 的CMOS 16位，468.75千赫，Σ-Δ模數(shù)轉換器 |
| 文件頁數(shù)： | 4/16頁 |
| 文件大小： | 259K |
| 代理商： | AD7721 |
AD7721
TIMNGCHARACTERISTICS
1, 2
REV. A
–4–
Limit at T
MIN
, T
MAX
(A, S Versions)
Parameter
Units
Conditions/Comments
Serial Interface
f
CLK3
100
15
0.45
×
t
CLK
0.45
×
t
CLK
t
CLK
t
CLK HI
– 10
20
t
CLK HI
t
CLK LO
25
0
0
20
32
×
t
CLK
kHz min
MHz max
ns min
ns min
ns nom
ns min
ns max
ns nom
ns nom
ns max
ns min
ns min
ns max
ns nom
Master Clock Frequency
15 MHz for Specified Performance
Master Clock Input Low T ime
Master Clock Input High T ime
DRDY
High T ime
RFS
Low to SCLK Falling Edge Setup T ime
RFS
Low to Data Valid Delay
SCLK High Pulse Width
SCLK Low Pulse Width
SCLK Rising Edge to Data Valid Delay
RFS
to SCLK Falling Edge Hold T ime
Bus Relinquish T ime after Rising Edge of
RFS
t
CLK LO
t
CLK HI
t
1
t
24
t
3
t
4
t
5
t
6
t
7
t
85
t
9
Parallel Interface
f
CLK3
Period between Consecutive
DRDY
Rising Edges
100
10
0.45
×
t
CLK
0.45
×
t
CLK
kHz min
MHz max
ns min
ns min
Master Clock Frequency
10 MHz for Specified Performance
Master Clock Input Low T ime
Master Clock Input High T ime
t
CLK LO
t
CLK HI
Read Operation
t
10
t
11
t
12
Write Operation
t
13
t
14
t
15
2
×
t
CLK
30
32
×
t
CLK
ns nom
ns max
ns nom
DRDY
High T ime
Data Access T ime after Falling Edge of
DRDY
Period between Consecutive
DRDY
Rising Edges
35
20
0
ns min
ns min
ns min
WR
Pulse Width
Data Valid to
WR
High Setup T ime
Data Valid to
WR
High Hold T ime
NOT ES
T he timing is measured with a load of 50 pF on SCLK and
DRDY
. SCLK can be operated with a load capacitance of 50 pF maximum.
1
Sample tested at +25
°
C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2
All digital outputs are timed with the load circuit below and, except for t
2
, are defined as the time required for an output to cross 0.8 V or 2 V, whichever occurs last.
3
T he AD7721 is production tested with f
CLK
at 10 MHz for parallel mode operation and at 15 MHz for serial mode operation. However, it is guaranteed by character-
ization to operate with CLK frequencies down to 100 kHz.
4
t
2
is the time from
RFS
crossing 1.6 V to SCLK crossing 0.8 V.
5
t
8
and t
15
are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit shown below. T he measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. T his means that the time quoted in the T iming Characteristics is the true bus
relinquish time of the part and, as such, is independent of external bus loading capacitance.
TO
OUTPUT
PIN
+1.6V
I
OH
I
OL
C
L
50pF
1.6mA
200
m
A
Figure 1. Load Circuit for Access Time and Bus Relinquish Time
(AV
DD
= +5 V
6
5%; DV
DD
= +5 V
6
5%; AGND = DGND = 0 V, REFIN= +2.5 V
unless otherwse noted)
相關PDF資料 |
PDF描述 |
|---|---|
| AD7721AN | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| AD7721AR | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| AD7721SQ | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| AD7722 | 16-Bit, 195 kSPS CMOS, Sigma-Delta ADC |
| AD7722AS | 16-Bit, 195 kSPS CMOS, Sigma-Delta ADC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7721AN | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 468.75ksps 16-bit Parallel/Serial 28-Pin PDIP W |
| AD7721ANZ | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 468.75ksps 16-bit Parallel/Serial 28-Pin PDIP W |
| AD7721AR | 功能描述:IC ADC 16BIT SIGMA-DELTA 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7721AR-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 468.75ksps 16-bit Parallel/Serial 28-Pin SOIC W T/R |
| AD7721ARZ | 功能描述:IC ADC 16BIT SIGMA-DELTA 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。