- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373915 > AD7721 (Analog Devices, Inc.) CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC PDF資料下載
參數(shù)資料
| 型號： | AD7721 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| 中文描述： | 的CMOS 16位，468.75千赫，Σ-Δ模數(shù)轉換器 |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 259K |
| 代理商： | AD7721 |
AD7721
REV. A
–6–
PIN FUNCT ION DE SCRIPT IONS
Mnemonic
Function
AV
DD
AGND
DV
DD
DGND
DSUBST
Analog Positive Supply Voltage, +5 V
±
5%.
Ground reference point for analog circuitry.
Digital Supply Voltage, +5 V
±
5%.
Ground reference point for digital circuitry. DGND must be connected via its own short path to AGND (Pin 24).
T his is the substrate connection for digital circuits. It must be connected via its own short path to AGND
(Pin 24).
Analog Input. In unipolar operation, the analog input range on VIN1 is VIN2 to (VIN2 + V
REFIN
); for bipolar
operation, the analog input range on VIN1 is (VIN2
±
V
REFIN
/2). T he absolute analog input range must lie
between 0 and AV
DD
. T he analog input is continuously sampled and processed by the analog modulator.
Reference Input. T he AD7721 operates with an external reference, of value 2.5 V nominal. A suitable refer-
ence for operation with the AD7721 is the AD780. A 100 nF decoupling capacitor is required between
REFIN and AGND.
CMOS Logic Clock Input. T he AD7721 operates with an external clock which is connected to the CLK pin.
T he modulator samples the analog input on both phases of the clock, increasing the sampling rate to 20 MHz
(CLK = 10 MHz) or 30 MHz (CLK = 15 MHz).
VIN1
VIN2
REFIN
CLK
Serial Mode Only
CS
,
RD
,
WR
T o select the serial interface mode of operation, the AD7721 must be powered up with
CS
,
RD
and
WR
all
tied to DGND. After two clock cycles, the AD7721 switches into serial mode. T hese pins must remain low
during serial operation.
In the serial interface mode, a rising edge on
DRDY
indicates that new data is available to be read from the
interface. During a synchronization or calibration cycle,
DRDY
remains low until valid data is available.
Serial Data Output. Output serial data becomes active after
RFS
goes low. Sixteen bits of data are clocked
out starting with the MSB. Serial data is clocked out on the rising edge of SCLK and is valid on the subse-
quent falling edge of SCLK .
Receive Frame Synchronization. Active low logic input. T his is a logic input with
RFS
provided by connect-
ing this input to
DRDY
. When
RFS
is high, SDAT A is high impedance.
T his is a test mode pin. T his pin must be tied to DGND.
T his is a test mode pin. T his pin must be tied to DGND.
Serial Clock. Logic Output. T he internal digital clock is provided as an output on this pin. Data is output
from the AD7721 on the rising edge of SCLK and is valid on the falling edge of SCLK .
T his is a test mode pin. T his pin must be tied to DGND.
Synchronization Logic Input. A rising edge on
SYNC
starts the synchronization cycle.
SYNC
must be
pulsed low for at least one clock cycle to initiate a synchronization cycle.
T his is a test mode pin. T his pin must be tied to DGND.
T his is a test mode pin. T his pin must be tied to DGND.
Analog Input Range Select, Logic Input. A logic low on this input selects unipolar mode. A logic high selects
bipolar mode.
Calibration Mode Logic Input. CAL must go high for at least one clock cycle to initiate a calibration cycle.
Standby Mode Logic Input. A logic high on this pin selects standby mode.
Data Valid Digital Output. In serial mode, this pin is a dedicated data valid pin.
DRDY
SDAT A/DB11
RFS
/DB10
DB9
DB8
SCLK /DB7
DB6
SYNC
/DB5
DB4
DB3
UNI
/DB2
CAL/DB1
ST BY/DB0
DVAL/
SYNC
相關PDF資料 |
PDF描述 |
|---|---|
| AD7721AN | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| AD7721AR | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| AD7721SQ | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| AD7722 | 16-Bit, 195 kSPS CMOS, Sigma-Delta ADC |
| AD7722AS | 16-Bit, 195 kSPS CMOS, Sigma-Delta ADC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7721AN | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 468.75ksps 16-bit Parallel/Serial 28-Pin PDIP W |
| AD7721ANZ | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 468.75ksps 16-bit Parallel/Serial 28-Pin PDIP W |
| AD7721AR | 功能描述:IC ADC 16BIT SIGMA-DELTA 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7721AR-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 468.75ksps 16-bit Parallel/Serial 28-Pin SOIC W T/R |
| AD7721ARZ | 功能描述:IC ADC 16BIT SIGMA-DELTA 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。