- 您現在的位置：買賣IC網 > PDF目錄373915 > AD7730L (Analog Devices, Inc.) Bridge Transducer ADC PDF資料下載
參數資料
| 型號： | AD7730L |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Bridge Transducer ADC |
| 中文描述： | 橋傳感器模數轉換器 |
| 文件頁數： | 15/52頁 |
| 文件大小： | 497K |
| 代理商： | AD7730L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD7730/AD7730L
REV. A
–15–
Data Register (RS2–RS0 = 0, 0, 1); Power On/Reset Status: 000000 Hex
T he Data Register on the part is a read-only register which contains the most up-to-date conversion result from the AD7730. Fig-
ure5 shows a flowchart for reading from the registers on the AD7730. T he register can be programmed to be either 16 bits or 24bits
wide, determined by the status of the WL bit of the Mode Register. T he
RDY
output and
RDY
bit of the Status Register are set low
when the Data Register is updated. T he
RDY
pin and
RDY
bit will return high once the full contents of the register (either 16 bits or
24 bits) have been read. If the Data Register has not been read by the time the next output update occurs, the
RDY
pin and
RDY
bit
will go high for at least 100
×
t
CLK IN
, indicating when a read from the Data Register should not be initiated to avoid a transfer from
the Data Register as it is being updated. Once the updating of the Data Register has taken place,
RDY
returns low.
If the Communications Register data sets up the part for a write operation to this register, a write operation must actually take place
in order to return the part to where it is expecting a write operation to the Communications Register (the default state of the inter-
face). However, the 16 or 24 bits of data written to the part will be ignored by the AD7730.
Mode Register (RS2–RS0 = 0, 1, 0); Power On/Reset Status: 01B0 Hex
T he Mode Register is a 16-bit register from which data can be read or to which data can be written. T his register configures
the operating modes of the AD7730, the input range selection, the channel selection and the word length of the Data Register.
T able X outlines the bit designations for the Mode Register. MR0 through MR15 indicate the bit location, MR denoting the bits are
in the Mode Register. MR15 denotes the first bit of the data stream. T he number in brackets indicates the power-on/reset default
status of that bit. Figure 5 shows a flowchart for reading from the registers on the AD7730 and Figure 6 shows a flowchart for writ-
ing to the registers on the part.
T able X . Mode Register
MR15
MR14
MR13
MR12
MR11
MR10
MR9
MR8
MD2 (0)
MD1 (0)
MD0 (0)
B
/U (0)
DEN (0)
D1 (0)
D0 (0)
WL (1)
MR7
MR6
MR5
MR4
MR3
MR2
MR1
MR0
HIREF (1)
ZERO (0)
RN1 (1)
RN0 (1)
CLK DIS (0)
BO (0)
CH1 (0)
CH0 (0)
Bit
Location
Bit
Mnemonic
Description
MR15–MR13
MD2–MD0
Mode Bits. T hese three bits determine the mode of operation of the AD7730 as outlined in
T able X I. T he modes are independent, such that writing new mode bits to the Mode Register
will exit the part from the mode in which it is operating and place it in the new requested mode
immediately after the Mode Register write. T he function of the mode bits is described in more
detail below.
T able X I. Operating Modes
MD2
MD1
MD0
Mode of Operation
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Sync (Idle) Mode
Continuous Conversion Mode
Single Conversion Mode
Power-Down (Standby) Mode
Internal Zero-Scale Calibration
Internal Full-Scale Calibration
System Zero-Scale Calibration
System Full-Scale Calibration
Power-On/Reset Default
相關PDF資料 |
PDF描述 |
|---|---|
| AD7731 | Low Noise, High Throughput 24-Bit Sigma-Delta ADC |
| AD7731BN | Low Noise, High Throughput 24-Bit Sigma-Delta ADC |
| AD7731BR | Low Noise, High Throughput 24-Bit Sigma-Delta ADC |
| AD7731BRU | Low Noise, High Throughput 24-Bit Sigma-Delta ADC |
| AD7731EB | Precision, Zero-Drift Instrumentation Amplifier; Package: SO; No of Pins: 16; Temperature Range: 0°C to +70°C |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7730LBR | 功能描述:IC ADC TRANSDUCER BRIDGE 24SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:- 通道數:2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD7730LBR-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 600sps 24-bit Serial 24-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 0.6KSPS 24BIT SERL 24SOIC W - Tape and Reel |
| AD7730LBR-REEL7 | 功能描述:IC ADC TRANSDUCER BRIDGE 24SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:- 通道數:2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD7730LBRU | 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:- 通道數:2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD7730LBRU-REEL | 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:- 通道數:2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
發布緊急采購，3分鐘左右您將得到回復。