- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373923 > AD7884BP (ANALOG DEVICES INC) LC2MOS 16-Bit, High Speed Sampling ADCs PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7884BP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | LC2MOS 16-Bit, High Speed Sampling ADCs |
| 中文描述： | 2-CH 16-BIT FLASH METHOD ADC, PARALLEL ACCESS, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁(yè)數(shù)： | 9/16頁(yè) |
| 文件大?。?/td> | 319K |
| 代理商： | AD7884BP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD7884/AD7885
REV. C
–9–
T iming and Control Section
Figure 9 shows the timing and control sequence for the
AD7884/AD7885. When the part receives a
CONVST
pulse,
the conversion begins. T he input sample-and-hold goes into the
hold mode 50 ns after the rising edge of
CONVST
and
BUSY
goes low. T his is the first phase of conversion and takes 3.35
μ
s
to complete. T he second phase of conversion begins when SW2
is turned off and SW3 turned on. T he Residue Amplifier and
SHA section (A2 in Figure 8) goes into hold mode at this point
and allows the input sample-and-hold to go back into sample
mode. T hus, while the second phase of conversion is ongoing,
the input sample-and-hold is also acquiring the input signal for
the next conversion. T his overlap between conversion and ac-
quisition allows throughput rates of 166 kSPS to be achieved.
CONVST
BUSY
SAMPLE
HOLD
INPUT
SHA
FIRST PHASE
3.5
μ
s
TACQ
2.5
μ
s
SECOND
PHASE
FIRST PHASE OF CONVERSION
1ST 9-BIT CONVERSION
DAC SETTLING TIME
RESIDUE AMPLIFIER
SETTLING TIME
SECOND PHASE OF CONVERSION
2ND 9-BIT CONVERSION
ERROR CORRECTION
OUTPUT LATCH UPDATE
1.8
μ
s
Figure 9. Timing and Control Sequence
USING T HE AD7884/AD7885 ANALOG INPUT RANGE S
T he AD7884/AD7885 can be set up to have either a
±
3 volts
analog input range or a
±
5 volts analog input range. Figures 10
and 11 show the necessary corrections for each of these. T he
output code is 2s complement and the ideal code table for both
input ranges is shown in T able I.
Reference Considerations
T h
e
AD7884/AD7885 operates from a
±
3 volt reference. T his
can be derived simply using the AD780 as shown in Figure 6.
A1
V
INV
±
3V S
±
3V F
±
5V S
±
5V F
Figure 10.
±
5 V Input Range Connection
±
3V S
±
3V F
±
5V S
±
5V F
A1
V
INV
Figure 11.
±
3 V Input Range Connections
T he critical performance specification for a reference in a 16-bit
application is noise. T he reference pk-pk noise should be insig-
nificant in comparison to the ADC noise. T he AD7884/
AD7885 has a typical rms noise of 120
μ
V. For example a rea-
sonable target would be to keep the total rms noise less than
125
μ
V. T o do this the reference noise needs to be less than
35
μ
V rms. In the 100 kHz band, the AD780 noise is less than
30
μ
V rms, making it a very suitable reference.
T he buffer amplifier used to drive the device V
REF+
should have
low enough noise performance so as not to affect the overall
system noise requirement. T he AD845 and AD817 achieve
this.
T able I. Ideal Output Code T able for the AD7884/AD7885
Analog Input
6
3 V Range
3
Digital Output
Code T ransition
l
In T erms of FSR
2
6
5 V Range
4
+FSR/2 – 1 LSB
+FSR/2 – 2 LSBs
+FSR/2 – 3 LSBs
AGND + 1 LSB
AGND
AGND – 1 LSB
–(FSR/2 – 3 LSBs)
–(FSR/2 – 2 LSBs)
–(FSR/2 – 1 LSB)
2.999908
2.999817
2.999726
0.000092
0.000000
–0.000092
–2.999726
–2.999817
–2.999908
4.999847
4.999695
4.999543
0.000153
0.000000
–0.000153
–4.999543
–4.999695
–4.999847
011 . . . 111 to 111 . . . 110
011 . . . 110 to 011 . . . 101
011 . . . 101 to 011 . . . 100
000 . . . 001 to 000 . . . 000
000 . . . 000 to 111 . . . 111
111 . . . 111 to 111 . . . 110
100 . . . 011 to 100 . . . 010
100 . . . 010 to 100 . . . 001
100 . . . 001 to 100 . . . 000
NOT ES
1
T his table applies for V
S = +3 V.
2
FSR (Full-Scale Range) is 6 volts for the
±
3 V input range and 10 volts for the
±
5 V input range.
3
1 LSB on the
±
3 V range is FSR/2
16
and is equal to 91.5
μ
V.
4
1 LSB on the
±
5 V range is FSR/2
16
and is equal to 152.6
μ
V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7885 | LC2MOS 16-Bit, High Speed Sampling ADCs |
| AD7885AAP | LC2MOS 16-Bit, High Speed Sampling ADCs |
| AD7885ABP | LC2MOS 16-Bit, High Speed Sampling ADCs |
| AD7885AN | LC2MOS 16-Bit, High Speed Sampling ADCs |
| AD7885BN | LC2MOS 16-Bit, High Speed Sampling ADCs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7884BP-REEL | 制造商:Analog Devices 功能描述:ADC Single 2-Step Flash 166ksps 16-bit Parallel 44-Pin PLCC T/R 制造商:Analog Devices 功能描述:16-BIT PARAL.SAMPL ADC - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:16-BIT PARAL.SAMPL ADC - Tape and Reel |
| AD7884BPZ | 功能描述:IC ADC 16BIT SAMPLING HS 44-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7884BPZ-REEL | 功能描述:IC ADC 16BIT SAMPLING HS 44-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7884BQ | 功能描述:IC ADC 16BIT SAMPLING HS 40-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7885AAP | 制造商:Analog Devices 功能描述:16-Bit, High Speed Sampling ADCs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。