欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7898AR-3
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 5 V, 12-Bit, Serial 220 kSPS ADC in an 8-Lead Package
中文描述: 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
封裝: SOIC-8
文件頁數: 10/16頁
文件大小: 184K
代理商: AD7898AR-3
AD7898
–10–
REV. 0
TYPICAL CONNECTION DIAGRAM
Figure 5 shows a typical connection diagram for the AD7898.
The GND pin is connected to the analog ground plane of the
system. REF IN is connected to a decoupled 2.5 V supply from
a reference source, the AD780. This provides the analog refer-
ence for the part. The AD7898 is connected to a V
DD
of 5 V,
the serial interface is connected to a 3 V microprocessor. The
V
DRIVE
pin of the AD7898 is connected to the same 3 V supply
as the microprocessor to allow a 3 V logic interface. The conver-
sion result from the AD7898 is output in a 16-bit word with
four leading zeros followed by the MSB of the 12-bit result. For
applications where power consumption is of concern, the power-
down mode should be used between conversions or bursts of
several conversions to improve power performance. See Modes
of Operation section.
V
DD
V
IN
GND
10 F
2.5V OR
10V
INPUT
0.1 F
REF IN
2.5V
AD780
5V
SUPPLY
SERIAL
INTERFACE
3V
SUPPLY
AD7898
SDATA
SCLK
CS
/
CONVST
V
DRIVE
C/ P
0.1 F
10 F
0.1 F
Figure 5. Typical Connection Diagram
V
DRIVE
Feature
The AD7898 has the V
DRIVE
feature. V
DRIVE
controls the voltage
at which the Serial Interface operates. V
DRIVE
allows the ADC to
easily interface to both 3 V and 5 V processors. For example, if
the AD7898 were operated with a V
DD
of 5 V, and the V
DRIVE
pin could be powered from a 3 V supply. The AD7898 has good
dynamic performance with a V
DD
of 5 V while still being able to
interface to 3 V digital parts. Care should be taken to ensure
V
DRIVE
does not exceed V
DD
by more than 0.3 V (see Absolute
Maximum Ratings section).
Track/Hold Section
The track/hold amplifier on the analog input of the AD7898
allows the ADC to accurately convert an input sine wave of full-
scale amplitude to 12-bit accuracy. The input bandwidth of the
track/hold is greater than the Nyquist rate of the ADC even
when the ADC is operated at its maximum throughput rate of
220 kSPS (i.e., the track/hold can handle input frequencies in
excess of 112 kHz). The track/hold amplifier acquires an input
signal to 12-bit accuracy in less than 0.5
μ
s.
The operation of the track/hold is essentially transparent to the
user. When in operating Mode 0, the track/hold amplifier goes
from its tracking mode to its hold mode at the start of conversion
(i.e., the falling edge of
CONVST
). The aperture time for the
track/hold (i.e., the delay time between the external
CONVST
signal and the track/hold actually going into hold) is typically
15 ns. At the end of conversion (after 3.3
μ
s max), the part
returns to its tracking mode. The acquisition time of the track/
hold amplifier begins at this point.
When in operating in Mode 1, the falling edge of
CS
will put
track-and-hold into hold mode. On the 14th SCLK falling edge
after the falling edge of
CS
, the track-and-hold will go back into
track (see Serial Interface section). The acquisition time of the
track/hold amplifier begins at this point.
Reference Input
The reference input to the AD7898 is buffered on-chip with a
maximum reference input current of 1
μ
A. The part is specified
with a 2.5 V reference input voltage. Errors in the reference
source will result in gain errors in the AD7898’s transfer func-
tion and will add to the specified full-scale errors on the part.
Suitable reference sources for the AD7898 include the AD780
and AD680 precision 2.5 V references.
SERIAL INTERFACE
The serial interface to the AD7898 consists of just three wires: a
serial clock input (SCLK), the serial data output (SDATA) and
a
CS
/
CONVST
input depending on the mode of operation.
This allows for an easy-to-use interface to most microcontrol-
lers, DSP processors and shift registers. There is also a V
DRIVE
pin that allows the serial interface to connect directly to either
3 V or 5 V processor systems independent of V
DD
. The serial
interface operation is different in Mode 0 and Mode 1 operation
and is determined by which mode is selected. Upon power-up,
the default mode of operation is Mode 0. To select Mode 1
operation see the Mode Selection section. The serial interface
operation in Mode 0 and Mode 1 is described in detail in the
Operating Modes section.
OPERATING MODES
Mode 0 Operation
The timing diagram in Figure 6 shows the AD7898 operating in
Mode 0 where the falling edge of
CONVST
starts conversion
and puts the track/hold amplifier into its hold mode. The con-
version is complete 3.3
μ
s max after the falling edge of
CONVST
,
and new data from this conversion is available in the output
register of the AD7898. A read operation accesses this data.
This read operation consists of 16 clock cycles and the length of
this read operation will depend on the serial clock frequency.
For the fastest throughput rate (with a serial clock of 15 MHz,
5 V operation) the read operation will take 1.066
μ
s. Once the
read operation has taken place, the required quiet time should
be allowed before the next falling edge of
CONVST
to optimize
the settling of the track/hold amplifier before the next conver-
sion is initiated. A serial clock of less than 15 MHz can be used,
but this will, in turn, mean that the throughput time will increase.
The read operation consists of 16 serial clock pulses to the out-
put shift register of the AD7898. After 16 serial clock pulses, the
shift register is reset, and the SDATA line is three-stated. If
there are more serial clock pulses after the 16th clock, the shift
register will be moved on past its reset state. However, the shift
register will be reset again on the falling edge of the
CONVST
signal to ensure that the part returns to a known state after every
conversion cycle. As a result, a read operation from the output
register should not straddle the falling edge of
CONVST
as
the output shift register will be reset in the middle of the read
operation, and the data read back into the microprocessor will
appear invalid.
相關PDF資料
PDF描述
AD7899 Evaluation Board for 5V, 12-Bit, Serial 220kSPS ADC in 8-Pin Package
AD7904 4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP
AD7904BRU 4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP
AD7914 4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP
AD7914BRU 4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP
相關代理商/技術參數
參數描述
AD7898AR-3REEL 功能描述:IC ADC 12BIT SRL HS 5V 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD7898AR-3REEL7 功能描述:IC ADC 12BIT SRL HS 5V 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD7898ARZ-10 功能描述:IC ADC 12BIT SRL HS 5V 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD7898ARZ-10REEL 功能描述:IC ADC 12BIT SRL HS 5V 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD7898ARZ-10REEL7 功能描述:IC ADC 12BIT SRL HS 5V 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率(每秒):3M 數據接口:- 轉換器數目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:-
主站蜘蛛池模板: 饶阳县| 宁城县| 西峡县| 迭部县| 额济纳旗| 博罗县| 大同县| 郸城县| 柳江县| 晴隆县| 绥阳县| 东乌| 武功县| 永昌县| 筠连县| 寻乌县| 新闻| 台山市| 左权县| 德保县| 岳普湖县| 广丰县| 教育| 永吉县| 鹿泉市| 禹城市| 巫溪县| 唐海县| 澳门| 德钦县| 西平县| 永修县| 沁阳市| 丰顺县| 大石桥市| 浙江省| 尖扎县| 梁河县| 竹溪县| 临夏市| 遂平县|