- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373942 > AD830 (Analog Devices, Inc.) High Speed, Video Difference Amplifier(高速,視頻差分運(yùn)放) PDF資料下載
參數(shù)資料
| 型號： | AD830 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 運(yùn)動(dòng)控制電子 |
| 英文描述： | High Speed, Video Difference Amplifier(高速,視頻差分運(yùn)放) |
| 中文描述： | 高速，視頻差分放大器（高速，視頻差分運(yùn)放） |
| 文件頁數(shù)： | 13/16頁 |
| 文件大小： | 244K |
| 代理商： | AD830 |
AD830
REV. A
–13–
Differential Line Receiver
T he AD830 was specifically designed to perform as a differen-
tial line receiver. T he circuit in Figure 33 shows how simple it is
to configure the AD830 for this function. T he signal from sys-
tem “A” is received differentially relative to A’s common, and
that voltage is exactly reproduced relative to the common in sys-
tem B. T he common-mode rejection versus frequency, shown in
Figure 1, is excellent, typically 100 dB at low frequencies. T he
high input impedance permits the AD830 to operate as a bridg-
ing amplifier across low impedance terminations with negligible
loading. T he differential gain and phase specifications are very
good as shown in Figure 7 for 500
and Figure 10 for 150
.
T he input and output common should be separated to achieve
the full CMR performance of the AD830 as a differential ampli-
fier. However, a common return path is necessary between sys-
tems A and B.
4
5
3
6
AD830
1
2
8
7
A=1
COMMON IN
SYSTEM B
V
OUT
= V
1
– V
2
COMMON IN
SYSTEM A
V
1
V
2
INPUT
SIGNAL
V
CM
Z
CM
V
P
0.1μF
V
OUT
V
N
0.1μF
G
M
G
M
C
Figure 33. Differential Line Receiver
Wide Range Level Shifter
T he wide common-mode range and accuracy of the AD830 al-
lows easy level shifting of differential signals referred to an input
common-mode voltage to any new voltage defined at the out-
put. T he inputs may be referenced to levels as high as 10 V at
the inputs with a
±
2 V swing about 10 V. In the circuit of Fig-
ure 34, the output voltage, V
OUT
, is defined by the simple equa-
tion shown below. T he excellent linearity and low distortion are
preserved over the full input and output common-mode range.
T he voltage sources need not be of low impedance, since the
high input resistance and modest input bias current of the
AD830 V-to-I converters permit the use of resistive voltage di-
viders as reference voltages.
4
5
3
6
AD830
1
2
8
7
A=1
OUTPUT
COMMON
V
OUT
= V
1
– V
2
+ V
3
V
P
0.1μF
V
OUT
V
N
0.1μF
G
M
G
M
INPUT
COMMON
V
3
C
V
1
V
2
INPUT
SIGNAL
Figure 34. Differential Amplification with Level Shifting
Difference Amplifier with Gain > 1
T he AD830 can provide instrumentation amplifier style differ-
ential amplification at gains greater than 1. T he input signal is
connected differentially and the gain is set via feedback resistors
as shown in Figure 35. T he gain, G = (R
2
+ R
1
)/R
2
. T he AD830
can provide either inverting or noninverting differential amplifi-
cation. T he polarity of the gain is established by the polarity of
the connection at the input. Feedback resistors R
2
should gener-
ally be R
2
≤
1 k
to maintain closed-loop stability and also keep
bias current induced offsets low. Highest CMRR and lowest dc
offsets are preserved by including a compensating resistor in
series with Pin 3. T he gain may be as high as 100.
4
5
3
6
AD830
1
2
8
7
A=1
V
OUT
= (V
1
– V
2
) (1+R
1
/R
2
)
V
P
0.1μF
V
OUT
V
N
0.1μF
G
M
G
M
R1
R2
Z
CM
R
1
R
2
V
1
V
2
INPUT
SIGNAL
C
V
CM
Figure 35. Gain of G Differential Amplifier, G > 1
Offsetting the Output with Gain
Some applications, such as A/D drivers, require that the signal
be amplified and also offset, typically to accommodate the input
range of the device. T he AD830 can offset the output signal
very simply through Pin 3 even with gain > 1. T he voltage ap-
plied to Pin 3 must be attenuated by an appropriate factor so
that V
3
3
G = desired offset. In Figure 36, a resistive divider
from a voltage reference is used to produce the attenuated offset
voltage.
4
5
3
6
AD830
1
2
8
7
A=1
V
OUT
= (V
1
– V
2
) (1+R
1
/R
2
)
V
1
V
2
INPUT
SIGNAL
V
P
0.1μF
V
OUT
V
N
0.1μF
G
M
G
M
R
3
R
4
Z
CM
R
2
R
1
R
1
R
2
V
3
V
REF
C
V
CM
Figure 36. Offsetting the Output with Differential Gain > 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8313ARM-REEL7 | 0.1 GHz-2.5 GHz, 70 dB Logarithmic Detector/Controller |
| AD8313ARM | 0.1 GHz-2.5 GHz, 70 dB Logarithmic Detector/Controller |
| AD8313ARM-REEL | 0.1 GHz-2.5 GHz, 70 dB Logarithmic Detector/Controller |
| AD8313-EVAL | 0.1 GHz-2.5 GHz, 70 dB Logarithmic Detector/Controller |
| AD8313 | 0.1 GHz－2.5 GHz,70dB Logarithmic Detector/Controller(頻率為0.1 GHz－2.5 GHz,增益為70dB的對數(shù)檢測器/控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD830_10 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed, Video Difference Amplifier |
| AD8300 | 制造商:AD 制造商全稱:Analog Devices 功能描述:+3 Volt, Serial Input Complete 12-Bit DAC |
| AD8300AN | 功能描述:IC DAC 12-BIT SERIAL 8-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD8300ANZ | 功能描述:IC DAC 12BIT SERIAL 8DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD8300AR | 功能描述:IC DAC 12BIT 3V SRL-IN 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。