- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373945 > AD8369 (Analog Devices, Inc.) 45 dB Digitally Controlled VGA LF to 600 MHz PDF資料下載
參數(shù)資料
| 型號： | AD8369 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 運動控制電子 |
| 英文描述： | 45 dB Digitally Controlled VGA LF to 600 MHz |
| 中文描述： | 45分貝的數(shù)字控制VGA低頻至600兆赫 |
| 文件頁數(shù)： | 4/24頁 |
| 文件大小： | 968K |
| 代理商： | AD8369 |
REV. 0
–4–
AD8369
SPECIFICATIONS
(Continued)
Parameter
Conditions
Min
Typ
Max
Unit
Frequency = 380 MHz
Voltage Gain
Gain Flatness
Noise Figure
Output IP3
38.5
±
0.15
7.8
+8.5
+8.5
dB
dB
dB
dBV rms
dBm
Within
±
20 MHz of 380 MHz
f1 = 379.55 MHz, f2 = 380.45 MHz
IMD
3
f1 = 379.55 MHz, f2 = 380.45 MHz,
V
OPHI
– V
OPLO
= 1 V p-p composite
Second-Order, V
OPHI
– V
OPLO
= 1 V p-p
Third-Order, V
OPHI
– V
OPLO
= 1 V p-p
For
±
1 dB deviation from linear gain
–47
–45
–49
+0.5
+0.5
dBc
dBc
dBc
dBV rms
dBm
Harmonic Distortion
P1dB
Specifications subject to change without notice.
TIMING SPECIFICATIONS
SERIAL PROGRAMMING TIMING REQUIREMENTS
(V
S
= 5 V, T = 25
∞
C)
Parameter
Typ
Unit
Minimum Clock Pulsewidth (T
PW
)
Minimum Clock Period (T
CK
)
Minimum Setup Time Data vs. Clock (T
DS
)
Minimum Setup Time Data Enable vs. Clock (T
ES
)
Minimum Hold Time Clock vs. Data Enable (T
EH
)
Minimum Hold Time Data vs. Clock (T
DH
)
10
20
2
2
2
4
ns
ns
ns
ns
ns
ns
T
CK
T
PW
T
EH
T
ES
CLOCK
DISABLED
CLOCK
DISABLED
CLOCK
ENABLED
DATA IS LATCHED ON LOW-TO-HIGH TRANSITION OF DENB
(NOT TO SCALE)
T
DH
T
DS
MSB
MSB–1
MSB–2
LSB
CLOCK
(BIT 1)
DATA
(BIT 0)
DATA
ENABLE
(DENB)
Serial Programming Timing
PARALLEL PROGRAMMING TIMING REQUIREMENTS
(V
S
= 5 V, T = 25
∞
C)
Parameter
Typ
Unit
Minimum Setup Time Data Enable vs. Data (T
ES
)
Minimum Hold Time Data Enable vs. Data (T
EH
)
Minimum Data Enable Width (T
PW
)
2
2
4
ns
ns
ns
MSB
(BIT3)
DATA IS LATCHED ON HIGH-TO-LOW
TRANSITION OF DENB
DENB
T
ES
T
EH
T
PW
LSB
(BIT0)
MSB–2
(BIT1)
MSB–1
(BIT2)
(NOT TO SCALE)
Parallel Programming Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8369ARU | 45 dB Digitally Controlled VGA LF to 600 MHz |
| AD8369ARU-REEL7 | 45 dB Digitally Controlled VGA LF to 600 MHz |
| AD8370 | LF to 750 MHz Digitally Controlled VGA |
| AD8370-EVAL | LF to 750 MHz Digitally Controlled VGA |
| AD8370ARE | LF to 750 MHz Digitally Controlled VGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8369ARM | 制造商:Analog Devices 功能描述:500 MHZ DIGITAL VGA - Bulk |
| AD8369ARU | 制造商:Analog Devices 功能描述:SP Amp Variable Gain Amp Single 5.5V 16-Pin TSSOP Tube 制造商:Rochester Electronics LLC 功能描述:TSSOP IF DIGITAL CONTROL VGA - Bulk 制造商:Analog Devices 功能描述:IC SEMICONDUCTOR ((NS)) |
| AD8369ARU-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AD8369ARU-REEL7 | 制造商:Analog Devices 功能描述:SP Amp Variable Gain Amp Single 5.5V 16-Pin TSSOP T/R 制造商:Rochester Electronics LLC 功能描述:TSSOP IF DIGITAL CONTROL VGA - Tape and Reel |
| AD8369ARUZ | 功能描述:IC AMP VGA 16TSSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:X-AMP® 標準包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源，單路/雙路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。