- 您現在的位置：買賣IC網 > PDF目錄373959 > AD9211BCPZ-250 (ANALOG DEVICES INC) 10-Bit, 170/200/250 MSPS 1.8 V A/D Converter PDF資料下載
參數資料
| 型號： | AD9211BCPZ-250 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 10-Bit, 170/200/250 MSPS 1.8 V A/D Converter |
| 中文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QCC56 |
| 封裝： | 8 X 8 MM, ROHS COMPLIANT, MO-220VLLD-2, LFCSP-56 |
| 文件頁數： | 18/21頁 |
| 文件大小： | 310K |
| 代理商： | AD9211BCPZ-250 |
AD9211
Preliminary Technical Data
The length of the output data lines and loads placed on them
should be minimized to reduce transients within the AD9211.
These transients can degrade the converter’s dynamic performance.
The AD9211 also provides data clock output (DCO) intended for
capturing the data in an external register. The data outputs are
valid on the rising edge of DCO.
Rev. PrA | Page 18 of 21
The lowest typical conversion rate of the AD9211 is 40 MSPS.
At clock rates below 1 MSPS, the AD9211 will assume standby
mode.
RBIAS
The AD9211 requires the user to place a 10K
Ω
resistor between
the RBIAS pin and ground. This resister should have a 1%
tolerance, and is used to set the master current reference of the
ADC core.
AD9211 CONFIGURATION USING THE SPI
The AD9211 serial port interface allows the user to configure
the converter for specific functions or operations through a
structured register space inside the ADC. This gives the user
added flexibility to customize device operation depending on
the application. Addresses are accessed (programmed or read
back) serially in one-byte words. Each byte may be further
divided down into fields which are documented in the Memory
Map Section below.
There are three pins that define the serial port interface or SPI
to this particular ADC. They are the SPI SCLK / DFS, SPI SDIO
/ DCS, and CSB pins. The SCLK/DFS (serial clock) is used to
synchronize the read and write data presented the ADC.. The
SDIO / DCS (serial data input/output) is a dual purpose pin
that allows data to be sent and read from the internal ADC
memory map registers. The CSB or chip select bar is an active
low control that enables or disables the read and write cycles.
See Table X.
Table X. Serial Port Pins
Pin
Function
SCLK
SCLK (Serial Clock) is the serial shift clock in. SCLK is
used to synchronize serial interface reads and writes.
SDIO
SDIO (Serial Data Input/Output) is a dual purpose pin.
The typical role for this pin is an input and output
depending on the instruction being sent and the
relative position in the timing frame.
CSB
RESET
Master device reset. When asserted, device assumes
default settings.
CSB (Chip Select Bar) is active low controls that gates
the read and write cycles.
The falling edge of the CSB in conjunction with the rising edge
of the SCLK determines the start of the framing. An example of
the serial timing and its definitions can be found in Figure X
and Table X. Table X. SPI Timing Diagram specifications
Spec
Name
Meaning
t
DS
Setup time between data and rising edge of SCLK
t
DH
Hold time between data and rising edge of SCLK
t
CLK
Period of the clock
t
S
Setup time between CSB and SCLK
t
H
Hold time between CSB and SCLK
t
HI
Minimum period that SCLK should be in a logic high
state
t
LO
Minimum period that SCLK should be in a logic low
state
During an instruction phase a 16bit instruction is transmitted.
Data then follows the instruction phase and is determined by
the W0 and W1 bits which is 1 or more bytes of data. All data is
composed of 8bit words. The first bit of each individual byte of
serial data indicates whether this is a read or write command.
This allows the serial data input/output (SDIO) pin to change
direction from an input to an output.
Data may be sent in MSB or in LSB first mode. MSB first is
default on power up and may be changed by changing the
configuration register. For more information about this feature
and others see SPI Doc at www.analog.com.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9212 | Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9212-65EBZ | Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9212BCPZ-40 | Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9212BCPZ-65 | Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9212BCPZRL7-40 | Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9211BCPZ-300 | 功能描述:IC ADC 10BIT 300MSPS 56LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9212 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9212_11 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal, 10-Bit, 40 MSPS/65 MSPS, Serial LVDS, 1.8 V ADC |
| AD9212-65EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9212-65EBZ | 功能描述:BOARD EVALUATION FOR AD9212 RoHS:是 類別:編程器，開發系統 >> 評估板 - 模數轉換器 (ADC) 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數量:1 位數:12 采樣率（每秒）:94.4k 數據接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發布緊急采購，3分鐘左右您將得到回復。