欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9248BCPZ-40
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 14-Bit, 20/40/65 MSPS Dual A/ D Converter
中文描述: DUAL 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QCC64
封裝: 9 X 9 MM, LEAD FREE, MO-220-VMMD, LFCSP-64
文件頁數: 18/23頁
文件大小: 419K
代理商: AD9248BCPZ-40
AD9248
Preliminary Technical Data
The data format can be selected for either offset binary or twos
complement. This is discussed later in the Data Format section.
Rev. PrE | Page 18 of 23
TIMING
The AD9248 provides latched data outputs with a pipeline
delay of seven clock cycles. Data outputs are available one
propagation delay (t
) after the rising edge of the clock signal.
Refer to Figure 2 for a detailed timing diagram.
The internal duty cycle stabilizer can be enabled on the
AD9248-65 using the DCS pin. This provides a stable 50%
duty cycle to internal circuits.
The length of the output data lines and loads placed on them
should be minimized to reduce transients within the AD9248.
These transients can detract from the converter’s dynamic
performance. The lowest typical conversion rate of the AD9248
is 1 MSPS. At clock rates below 1 MSPS, dynamic
performance may degrade.
Figure xx. Example of Multiplexed Data Format Using the Channel A Output and the Same Clock Tied to CLK_A, CLK_B, and MUX_SELECT
DATA FORMAT
The AD9248 data output format can be configured for either
twos complement or offset binary. This is controlled by the
Data Format Select pin (DFS). Connecting DFS to AGND will
produce offset binary output data. Conversely, connecting DFS
to AVDD will format the output data as twos complement.
The output data from the dual A/D converters can be
multiplexed onto a single 12-bit output bus. The multiplexing is
accomplished by toggling the MUX_SELECT bit, which
directs channel data to the same or opposite channel data port.
When MUX_SELECT is logic high, the Channel A data is
directed to Channel A output bus, and Channel B data is
directed to the Channel B output bus. When MUX_SELECT is
logic low, the channel data is reversed, i.e., Channel A data is
directed to the Channel B output bus and Channel B data is
directed to the Channel A output bus. By toggling the
MUX_SELECT bit, multiplexed data is available on either of
the output data ports.
If the ADCs are run with synchronized timing, this same clock
can be applied to the MUX_SELECT bit. After the
MUX_SELECT rising edge, either data port will have the data
for its respective channel; after the falling edge, the alternate
channel’s data will be placed on the bus. Typically, the other
unused bus would be disabled by setting the appropriate OEB
high to reduce power consumption and noise. Figure xx shows
an example of multiplex mode. When multiplexing data, the
data rate is two times the sample rate. Note that both channels
must remain active in this mode and that each channel's power-
down pin must remain low.
相關PDF資料
PDF描述
AD9248BCPZ-65 14-Bit, 20/40/65 MSPS Dual A/ D Converter
AD9248BCPZRL7-20 14-Bit, 20/40/65 MSPS Dual A/ D Converter
AD9248BCPZRL7-40 14-Bit, 20/40/65 MSPS Dual A/ D Converter
AD9248BCPZRL7-65 14-Bit, 20/40/65 MSPS Dual A/ D Converter
AD9248BST-20 14-Bit, 20/40/65 MSPS Dual A/ D Converter
相關代理商/技術參數
參數描述
AD9248BCPZ-65 功能描述:IC ADC 14BIT DUAL 65MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率(每秒):20M 數據接口:并聯 轉換器數目:2 功率耗散(最大):155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數目和類型:4 個單端,單極;2 個差分,單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD9248BCPZRL-20 功能描述:IC ADC 14BIT DUAL 20MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率(每秒):83k 數據接口:串行,并聯 轉換器數目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端,雙極
AD9248BCPZRL-40 功能描述:IC ADC 14BIT DUAL 40MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率(每秒):83k 數據接口:串行,并聯 轉換器數目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端,雙極
AD9248BCPZRL-65 功能描述:IC ADC 14BIT DUAL 65MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率(每秒):83k 數據接口:串行,并聯 轉換器數目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端,雙極
AD9248BCPZRL7-20 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 20/40/65 MSPS Dual A/ D Converter
主站蜘蛛池模板: 云浮市| 思茅市| 丹巴县| 德州市| 唐海县| 迁西县| 嵊泗县| 齐齐哈尔市| 乐陵市| 双城市| 奉化市| 敖汉旗| 华宁县| 三门峡市| 和林格尔县| 崇文区| 镇平县| 阿坝| 鹤峰县| 永安市| 收藏| 厦门市| 西昌市| 乳源| 油尖旺区| 濉溪县| 高安市| 新余市| 烟台市| 肇州县| 奉新县| 兴化市| 姜堰市| 右玉县| 兴城市| 敖汉旗| 北流市| 华安县| 富民县| 信阳市| 玉田县|