- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373963 > AD9444 (Analog Devices, Inc.) 14-Bit, 80 MSPS, A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9444 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 14-Bit, 80 MSPS, A/D Converter |
| 中文描述： | 14位，80 MSPS的，A / D轉(zhuǎn)換 |
| 文件頁(yè)數(shù)： | 11/40頁(yè) |
| 文件大小： | 1291K |
| 代理商： | AD9444 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
AD9444
Table 7. Pin Function Descriptions—100-Lead TQFP/EP in LVDS Mode
Pin No.
Mnemonic
Description
1, 8 to 9,
16 to 18,
24 to 27,
34 to 35, 38,
41 to 42, 87,
89 to 95, 98
2 to 4
DNC
Do Not Connect. These pins
should float.
5
OUTPUT
MODE
Mode Control Pin. OUTPUT MODE
= 0 for CMOS mode, and OUTPUT
MODE = 1 (AVDD1) for LVDS
outputs.
6
DFS
Data Format Select Pin. CMOS
control pin that determines the
format of the output data. DFS =
high (AVDD1) for twos comple-
ment, DFS = low (ground) for
offset binary format.
7
LVDSBIAS
Set Pin for LVDS Output Current.
Place 3.7 k resistor terminated to
DRGND.
10
SENSE
Reference Mode Selection.
Connect to AGND for internal 1 V
reference, and connect to AVDD2
for external reference.
11
VREF
1.0 V Reference I/O—Function
Dependent on SENSE. Decouple
to ground with 0.1 μF and 10 μF
capacitors.
12, 15, 20,
23, 32, 86,
88, 96 to 97,
99, Exposed
Heat Sink
13
REFT
Differential Reference Output.
Decoupled to ground with 0.1 μF
capacitor and to REFB (Pin 14) with
0.1 μF and 10 μF capacitors.
14
REFB
Differential Reference Output.
Decoupled to ground with a 0.1 μF
capacitor and to REFT (Pin 13) with
0.1 μF and 10 μF capacitors.
19, 28 to 31,
39 to 40
21
VIN+
Analog Input—True.
22
VIN
Analog Input—Complement.
33
C1
Internal Bypass Node. Connect a
0.1 μF capacitor from this pin
to AGND.
36
CLK+
Clock Input—True.
37
CLK
Clock Input—Complement.
43
D0 (LSB)
D0 Complement Output Bit
(LVDS Levels).
Rev. 0 | Page 11 of 40
AVDD1
3.3 V (±5%) Analog Supply.
CMOS Compatible Output Logic
AGND
Analog Ground. The exposed
heat sink on the bottom of the
package must be connected to
AGND.
AVDD2
5.0 V Analog Supply (±5%).
Pin No.
44
45
46
47, 54, 62,
75, 83
48, 53, 61,
67, 74, 82
49
50
51
52
55
56
57
58
59
60
63
64
65
66
68
69
70
71
72
73
76
77
78
79
80
81
84
Mnemonic
D0+
D1
D1+
DRVDD
Description
D0 True Output Bit.
D1 Complement Output Bit.
D1 True Output Bit.
3.3 V Digital Output Supply
(3.0 V to 3.6 V).
Digital Ground.
DRGND
D2
D2+
D3
D3+
D4
D4+
D5
D5+
D6
D6+
DCO
DCO+
D7
D7+
D8
D8+
D9
D9+
D10
D10+
D11
D11+
D12
D12+
D13
D13+ (MSB)
OR
D2 Complement Output Bit.
D2 True Output Bit.
D3 Complement Output Bit.
D3 True Output Bit.
D4 Complement Output Bit.
D4 True Output Bit.
D5 Complement Output Bit.
D5 True Output Bit.
D6 Complement Output Bit.
D6 True Output Bit.
Data Clock Output—Complement.
Data Clock Output—True.
D7 Complement Output Bit.
D7 True Output Bit.
D8 Complement Output Bit.
D8 True Output Bit.
D9 Complement Output Bit.
D9 True Output Bit.
D10 Complement Output Bit.
D10 True Output Bit.
D11 Complement Output Bit.
D11 True Output Bit.
D12 Complement Output Bit.
D12 True Output Bit.
D13 Complement Output.
D13 True Output Bit.
Out-of-Range Complement
Output Bit.
Out-of-Range True Output Bit.
Clock Duty Cycle Stabilizer (DCS)
Control Pin, CMOS-Compatible.
DCS = low (AGND) to enable DCS
(recommended). DCS = high
(AVDD1) to disable DCS.
85
100
OR+
DCS MODE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9445-IF-PCB | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445BSVZ-105 | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445BSVZ-125 | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445 | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445-BB-LVDS | 14-Bit, 105/125 MSPS, IF Sampling ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9444BSVZ-80 | 功能描述:IC ADC 14BIT 80MSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9444-CMOS/PCB | 制造商:Analog Devices 功能描述:Evaluation Kit For 14-Bit, 80 MSPS, A/D Converter |
| AD9444-CMOSPCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9444-LVDS/PCB | 制造商:Analog Devices 功能描述:14-BIT, 80 MSPS ADC PB FREE EVAL BD. - Trays |
| AD9444-LVDS/PCBZ | 制造商:Analog Devices 功能描述:LVDS Mode Evaluation Board 制造商:Analog Devices 功能描述:14-BIT, 80 MSPS ADC EVAL BD. - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。