- 您現在的位置：買賣IC網 > PDF目錄373963 > AD9444 (Analog Devices, Inc.) 14-Bit, 80 MSPS, A/D Converter PDF資料下載
參數資料
| 型號： | AD9444 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 14-Bit, 80 MSPS, A/D Converter |
| 中文描述： | 14位，80 MSPS的，A / D轉換 |
| 文件頁數： | 23/40頁 |
| 文件大小： | 1291K |
| 代理商： | AD9444 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9444
Rev. 0 | Page 23 of 40
INPUT FREQUENCY (MHz)
S
1
40
75
70
65
60
55
50
45
1000
100
10
0
0.2ps
0.5ps
1.0ps
1.5ps
2.0ps
2.5ps
3.0ps
Figure 46. SNR vs. Input Frequency and Jitter
POWER CONSIDERATIONS
Care should be taken when selecting a power source. The use of
linear dc supplies is highly recommended. Switching supplies
tend to have radiated components that may be received by the
AD9444. Each of the power supply pins should be decoupled as
closely to the package as possible using 0.1 μF chip capacitors.
The AD9444 has separate digital and analog power supply
pins. The analog supplies are denoted AVDD1 (3.3 V) and
AVDD2 (5 V) and the digital supply pins are denoted DRVDD.
Although the AVDD1 and DRVDD supplies may be tied
together, best performance is achieved when the supplies are
separate. This is because the fast digital output swings can
couple switching current back into the analog supplies. Note
that both AVDD1 and AVDD2 must be held within 5% of the
specified voltage.
The DRVDD supply of the AD9444 is a dedicated supply for the
digital outputs, in either LVDS or CMOS output modes. When
in LVDS mode, the DRVDD should be set to 3.3 V. In CMOS
mode, the DRVDD supply may be connected from 2.5 V to
3.6 V to be compatible with the receiving logic.
DIGITAL OUTPUTS
LVDS Mode
The off-chip drivers on the chip can be configured to provide
LVDS-compatible output levels via Pin 5 (OUTPUT MODE).
LVDS outputs are available when OUTPUT MODE is CMOS
logic high (or AVDD1 for convenience) and a 3.74 k R
SET
resistor is placed at Pin 7 (LVDSBIAS) to ground. Dynamic
performance, including both SFDR and SNR, is maximized
when the AD9444 is used in LVDS mode, and designers are
encouraged to take advantage of this mode. The AD9444 out-
puts include complimentary LVDS outputs for each data bit
(DX+/DX), the overrange output (OR+/OR), and the output
data clock output (DCO+/DCO). The R
SET
resistor current is
ratioed on-chip, setting the output current at each output equal
to a nominal 3.5 mA (11 ×
SET
). A 100 differential termina-
tion resistor placed at the LVDS receiver inputs results in a
nominal 350 mV swing at the receiver. LVDS mode facilitates
interfacing with LVDS receivers in custom ASICs and FPGAs
that have LVDS capability for superior switching performance
in noisy environments. Single point-to-point net topologies are
recommended with a 100 termination resistor as close to the
receiver as possible. It is recommended to keep the trace length
less than 1 inch to 2 inches and to keep differential output trace
lengths as equal as possible.
CMOS Mode
In applications that can tolerate a slight degradation in dynamic
performance, the AD9444 output drivers can be configured to
interface with 2.5 V or 3.3 V logic families by matching DRVDD
to the digital supply of the interfaced logic. CMOS outputs are
available when OUTPUT MODE is CMOS logic low (or AGND
for convenience). In this mode, the output data bits are single-
ended CMOS, DX, as is the overrange output, OR. The output
clock is provided as a differential CMOS signal, DCO+/DCO.
Lower supply voltages are recommended to avoid coupling
switching transients back to the sensitive analog sections of the
ADC. The capacitive load to the CMOS outputs should be
minimized, and each output should be connected to a single
gate through a series resistor (220 ) to minimize switching
transients caused by the capacitive loading.
R
I
TIMING
The AD9444 provides latched data outputs with a pipeline delay
of 12 clock cycles. Data outputs are available one propagation
delay (t
PD
) after the rising edge of CLK+. Refer to Figure 2 and
Figure 3 for detailed timing diagrams.
OPERATIONAL MODE SELECTION
Data Format Select
The data format select (DFS) pin of the AD9444 determines
the coding format of the output data. This pin is 3.3 V CMOS
compatible, with logic high (or AVDD1, 3.3 V) selecting twos
complement, and DFS logic low (AGND) selecting offset binary
format. Table 10 summarizes the output coding.
Output Mode Select
The OUPUT MODE pin controls the logic compatibility,
as well as the pinout of the digital outputs. This pin is a CMOS
compatible input. With OUTPUT MODE = 0 (AGND), the
AD9444 outputs are CMOS-compatible and the pin assignment
for the device is defined in Table 8. With OUTPUT MODE = 1
(AVDD1, 3.3 V), the AD9444 outputs are LVDS-compatible and
the pin assignment for the device is defined in Table 7.
Duty Cycle Stabilizer
The DCS circuit is controlled by the DCS MODE pin; a CMOS
logic low (AGND) on DCS MODE enables the DCS, and logic
high (AVDD1, 3.3 V) disables the controller.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9445-IF-PCB | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445BSVZ-105 | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445BSVZ-125 | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445 | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445-BB-LVDS | 14-Bit, 105/125 MSPS, IF Sampling ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9444BSVZ-80 | 功能描述:IC ADC 14BIT 80MSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9444-CMOS/PCB | 制造商:Analog Devices 功能描述:Evaluation Kit For 14-Bit, 80 MSPS, A/D Converter |
| AD9444-CMOSPCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9444-LVDS/PCB | 制造商:Analog Devices 功能描述:14-BIT, 80 MSPS ADC PB FREE EVAL BD. - Trays |
| AD9444-LVDS/PCBZ | 制造商:Analog Devices 功能描述:LVDS Mode Evaluation Board 制造商:Analog Devices 功能描述:14-BIT, 80 MSPS ADC EVAL BD. - Bulk |
發布緊急采購，3分鐘左右您將得到回復。