- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373968 > AD9822 (Analog Devices, Inc.) Complete 14-Bit CCD/CIS Signal Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9822 |
| 廠(chǎng)商： | Analog Devices, Inc. |
| 英文描述： | Complete 14-Bit CCD/CIS Signal Processor |
| 中文描述： | 完整的14位防治荒漠化公約/ CIS信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 2/15頁(yè) |
| 文件大?。?/td> | 150K |
| 代理商： | AD9822 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
REV. A
–2–
AD9822–SPECIFICATIONS
ANALOG SPECIFICATIONS
Parameter
Min
Typ
Max
Unit
MAXIMUM CONVERSION RATE
3-Channel Mode with CDS
1-Channel Mode with CDS
ACCURACY (Entire Signal Path)
ADC Resolution
Integral Nonlinearity
(INL)
INL @ 6 MHz
Differential Nonlinearity (DNL)
DNL @ 6 MHz
No Missing Codes
No Missing Codes @ 6 MHz
Offset Error
Gain Error
ANALOG INPUTS
Input Signal Range
1
Allowable Reset Transient
1
Input Limits
2
Input Capacitance
Input Bias Current
AMPLIFIERS
PGA Gain at Minimum
PGA Gain at Maximum
PGA Gain Resolution
2
PGA Gain Monotonicity
Programmable Offset at Minimum
Programmable Offset at Maximum
Programmable Offset Resolution
Programmable Offset Monotonicity
NOISE AND CROSSTALK
Total Output Noise @ PGA Minimum
Total Output Noise @ PGA Maximum
Channel-Channel Crosstalk @ 6 MHz
POWER SUPPLY REJECTION
AVDD = +5 V
±
0.25 V
DIFFERENTIAL VREF
(@ 25
°
C)
CAPT–CAPB (2 V ADC Full-Scale Range)
TEMPERATURE RANGE
Operating
Storage
POWER SUPPLIES
AVDD
DRVDD
OPERATING CURRENT
AVDD
DRVDD
Power-Down Mode Current
POWER DISSIPATION
3-Channel Mode
3-Channel Mode @ 6 MHz
1-Channel Mode
1-Channel Mode @ 6 MHz
15
12.5
MSPS
MSPS
14
–17.0/+3.5
–10.5/+1.5
–0.65/+0.75
–0.6/+0.65
14
Bits
LSB
LSB
LSB
LSB
Bits
Bits
mV
% FSR
–1.0
+1.1
14
–240
–1.4
–19
+3.5
+200
+6.9
2.0
1.0
V p-p
V
V
pF
nA
AVSS – 0.3
AVDD + 0.3
10
10
1
5.7
64
V/V
V/V
Steps
Guaranteed
–350
+350
512
mV
mV
Steps
Guaranteed
1.5
6.0
<1
LSB rms
LSB rms
LSB
0.063
0.9
% FSR
0.94
1.0
1.06
V
0
–65
+70
+150
°
C
°
C
4.75
3.0
5.0
5.0
5.25
5.25
V
V
73
4
150
mA
mA
μ
A
385
335
300
250
450
410
mW
mW
mW
mW
(T
MIN
to T
MAX
, AVDD = 5 V, DRVDD = 5 V, CDS Mode, f
ADCCLK
= 15 MHz, f
CDSCLK1
= f
CDSCLK2
= 5 MHz, PGA
Gain = 1, unless otherwise noted.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9822JR | Complete 14-Bit CCD/CIS Signal Processor |
| AD9822JRS | Complete 14-Bit CCD/CIS Signal Processor |
| AD9823 | Correlated Double Sampler (CDS) |
| AD9823BRUZ | Correlated Double Sampler (CDS) |
| AD9824KCP | Complete 14-Bit 30 MSPS CCD Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9822-EB | 制造商:Analog Devices 功能描述: |
| AD9822JR | 制造商:Analog Devices 功能描述:AFE Video 1ADC 14-Bit 5V 28-Pin SOIC W |
| AD9822JRRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 14-Bit 5V 28-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:14 BIT AFE WITH 12 BIT LINEARITY - Bulk |
| AD9822JRS | 制造商:Analog Devices 功能描述:AFE Video 1ADC 14-Bit 5V 28-Pin SSOP |
| AD9822JRSRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 14-Bit 5V 28-Pin SSOP T/R 制造商:Rochester Electronics LLC 功能描述:14 BIT AFE WITH 12 BIT LINEARITY - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。