- 您現在的位置：買賣IC網 > PDF目錄373968 > AD9822JRS (ANALOG DEVICES INC) Complete 14-Bit CCD/CIS Signal Processor PDF資料下載
參數資料
| 型號： | AD9822JRS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | Complete 14-Bit CCD/CIS Signal Processor |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
| 封裝： | 5.30 MM, SSOP-28 |
| 文件頁數： | 10/15頁 |
| 文件大小： | 150K |
| 代理商： | AD9822JRS |
REV. A
AD9822
–10–
INTERNAL REGISTER DESCRIPTIONS
Table I. Internal Register Map
Register
Name
Address
A2
A1
Data Bits
D5
A0
D8
D7
D6
D4
D3
D2
D1
D0
Configuration
MUX
Red PGA
Green PGA
Blue PGA
Red Offset
Green Offset
Blue Offset
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
0
0
0
0
MSB
MSB
MSB
0
RGB/BGR
0
0
0
VREF
Red
0
0
0
3Ch/1Ch
Green
MSB
MSB
MSB
CDS On
Blue
Clamp
0
Pwr Dn
0
0
0
0
0
LSB
LSB
LSB
LSB
LSB
LSB
Configuration Register
The Configuration Register controls the AD9822’s operating mode and bias levels. Bits D8, D1, and D0 should always be set low.
Bit D7 sets the full-scale voltage range of the AD9822’s A/D converter to either 4 V (high) or 2 V (low). Bit D6 controls the internal
voltage reference. If the AD9822’s internal voltage reference is used, this bit is set high. Setting Bit D6 low will disable the internal
voltage reference, allowing an external voltage reference to be used. Bit D5 will configure the AD9822 for either the 3-Channel (high)
or 1-Channel (low) mode of operation. Setting Bit D4 high will enable the CDS mode of operation, and setting this bit low will
enable the SHA mode of operation. Bit D3 sets the dc bias level of the AD9822’s input clamp. This bit should always be set high for
the 4 V clamp bias, unless a CCD with a reset feedthrough transient exceeding 2 V is used. If the 3 V clamp bias level is used, the
peak-to-peak input signal range to the AD9822 is reduced to 3 V maximum. Bit D2 controls the power-down mode. Setting Bit D2
high will place the AD9822 into a very low power “sleep” mode. All register contents are retained while the AD9822 is in the powered-
down state.
Table II. Configuration Register Settings
D8
D7
D6
D5
D4
D3
D2
D1
D0
Set
to
0
Set
to
0
Internal VREF
# of Channels
CDS Operation
Input Clamp Bias
Power-Down
Set
to
0
Set
to
0
1 = Enabled
*
0 = Disabled
1 = 3-Ch Mode
*
0 = 1-Ch Mode
1 = CDS Mode
*
0 = SHA Mode
1 = 4 V
*
0 = 3 V
1 = On
0 = Off (Normal)
*
*
Power-on default value.
MUX Register
The MUX Register controls the sampling channel order in the AD9822. Bits D8, D3, D2, D1, and D0 should always be set low. Bit
D7 is used when operating in 3-Channel Mode. Setting Bit D7 high will sequence the MUX to sample the red channel first, then the
green channel, and then the blue channel. When in this mode, the CDSCLK2 pulse always resets the MUX to sample the red channel
first (see Timing Figure 1). When Bit D7 is set low, the channel order is reversed to blue first, green second, and red third. The
CDSCLK2 pulse will always reset the MUX to sample the blue channel first. Bits D6, D5, and D4 are used when operating in
1-Channel Mode. Bit D6 is set high to sample the red channel. Bit D5 is set high to sample the green channel. Bit D4 is set high to
sample the blue channel. The MUX will remain stationary during 1-Channel Mode.
Table III. MUX Register Settings
D8
D7
D6
D5
D4
D3
D2
D1
D0
Set
to
0
3-Channel Select
1-Channel Select
1-Channel Select
1-Channel Select
Set
to
0
Set
to
0
Set
to
0
Set
to
0
1 = R-G-B
*
0 = B-G-R
1 = RED
*
0 = Off
1 = GREEN
0 = Off
*
1 = BLUE
0 = Off
*
*
Power-on default value.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9823 | Correlated Double Sampler (CDS) |
| AD9823BRUZ | Correlated Double Sampler (CDS) |
| AD9824KCP | Complete 14-Bit 30 MSPS CCD Signal Processor |
| AD9824 | Complete 14-Bit 30 MSPS CCD Signal Processor |
| AD9826KRS | Complete 16-Bit Imaging Signal Processor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9822JRSRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 14-Bit 5V 28-Pin SSOP T/R 制造商:Rochester Electronics LLC 功能描述:14 BIT AFE WITH 12 BIT LINEARITY - Bulk |
| AD9822JRSZ | 功能描述:IC CCD SIGNAL PROC 14BIT 28SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9822JRSZRL | 功能描述:IC CCD SIGNAL PROC 14BIT 28SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9822JRZ | 制造商:Analog Devices 功能描述:AFE Video 1ADC 14-Bit 5V 28-Pin SOIC W |
| AD9822JRZRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 14-Bit 5V 28-Pin SOIC W T/R |
發布緊急采購，3分鐘左右您將得到回復。