欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9824KCP
廠商: ANALOG DEVICES INC
元件分類: 模擬信號調理
英文描述: Complete 14-Bit 30 MSPS CCD Signal Processor
中文描述: SPECIALTY ANALOG CIRCUIT, QCC48
封裝: 7 X 7 MM, LFCSP-48
文件頁數: 5/24頁
文件大小: 438K
代理商: AD9824KCP
REV. 0
AD9824
–5–
ABSOLUTE MAXIMUM RATINGS
With
Respect
To
Parameter
Min Max
Unit
AVDD1, AVDD2
DVDD1, DVDD2
DRVDD
Digital Outputs
SHP, SHD, DATACLK
CLPOB, CLPDM, PBLK
SCK, SL, SDATA
VRT, VRB, CMLEVEL
BYP1-3, CCDIN
Junction Temperature
Lead Temperature (10 sec)
AVSS
DVSS
DRVSS
DRVSS
DVSS
DVSS
DVSS
AVSS
AVSS
–0.3 +3.9
–0.3 +3.9
–0.3 +3.9
–0.3 DRVDD + 0.3 V
–0.3 DVDD + 0.3
–0.3 DVDD + 0.3
–0.3 DVDD + 0.3
–0.3 AVDD + 0.3
–0.3 AVDD + 0.3
150
300
V
V
V
V
V
V
V
V
°
C
°
C
TIMING SPECIFICATIONS
Parameter
Symbol
Min
Typ
Max
Unit
SAMPLE CLOCKS
DATACLK, SHP, SHD Clock Period
DATACLK High/Low Pulsewidth
SHP Pulsewidth
SHD Pulsewidth
CLPDM Pulsewidth
CLPOB Pulsewidth
*
SHP Rising Edge to SHD Falling Edge
SHP Rising Edge to SHD Rising Edge
Internal Clock Delay
Inhibited Clock Period
t
CP
t
ADC
t
SHP
t
SHD
t
CDM
t
COB
t
S1
t
S2
t
ID
t
INH
33
13
5
5
4
2
0
15
33
16.7
8.3
8.3
10
20
8.3
16.7
3.0
ns
ns
ns
ns
Pixels
Pixels
ns
ns
ns
ns
10
DATA OUTPUTS
Output Delay
Output Hold Time
Pipeline Delay
t
OD
t
H
13
7.6
9
16
ns
ns
Cycles
7.0
SERIAL INTERFACE
Maximum SCK Frequency
SL to SCK Setup Time
SCK to SL Hold Time
SDATA Valid to SCK Rising Edge Setup
SCK Falling Edge to SDATA Valid Hold
SCK Falling Edge to SDATA Valid Read
f
SCLK
t
LS
t
LH
t
DS
t
DH
t
DV
10
10
10
10
10
10
MHz
ns
ns
ns
ns
ns
*
Minimum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp performance.
Specifications subject to change without notice.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD9824 features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
(C
L
= 20 pF, f
SAMP
= 30 MHz, CCD-Mode Timing in Figures 5 and 6, AUX-Mode Timing in Figure 7,
Serial Timing in Figures 21–24.)
ORDERING GUIDE
Temperature
Range
–20
°
C to +85
°
C
Package
Description
Package
Option
Model
AD9824KCP
LFCSP
CP-48
THERMAL CHARACTERISTICS
Thermal Resistance
48-Lead LFCSP Package
θ
JA
= 26
°
C/W
*
*
θ
JA
is measured using a 4-layer PCB with the exposed paddle
soldered to the board.
相關PDF資料
PDF描述
AD9824 Complete 14-Bit 30 MSPS CCD Signal Processor
AD9826KRS Complete 16-Bit Imaging Signal Processor
AD9826 Complete 16-Bit Imaging Signal Processor
AD9830 CMOS Complete DDS
AD9830AST CMOS Complete DDS
相關代理商/技術參數
參數描述
AD9824KCPRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 14-Bit 3.3V 48-Pin LFCSP EP T/R
AD9824KCPZ 功能描述:IC CCD SIGNAL PROC 14BIT 48LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9824KCPZ 制造商:Analog Devices 功能描述:IC SEMICONDUCTOR ((NS))
AD9824KCPZRL 功能描述:IC CCD SIGNAL PROC 14BIT 48LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9826 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 16-Bit Imaging Signal Processor
主站蜘蛛池模板: 民和| 陵水| 浮山县| 安岳县| 视频| 连州市| 四平市| 武城县| 依兰县| 鄂托克前旗| 全椒县| 剑川县| 搜索| 光泽县| 淄博市| 金乡县| 吴旗县| 五华县| 姜堰市| 阿城市| 高阳县| 突泉县| 新竹市| 大姚县| 娄底市| 乌拉特中旗| 青岛市| 大厂| 金阳县| 赣榆县| 香港| 安多县| 新宾| 蕉岭县| 行唐县| 湖北省| 灵石县| 沂源县| 汝城县| 金塔县| 邯郸县|