- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373969 > AD9849 (Analog Devices, Inc.) CCD Signal Processors with Integrated Timing Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9849 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CCD Signal Processors with Integrated Timing Driver |
| 中文描述： | CCD信號(hào)處理器集成時(shí)序驅(qū)動(dòng) |
| 文件頁(yè)數(shù)： | 13/36頁(yè) |
| 文件大小： | 347K |
| 代理商： | AD9849 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
REV. 0
AD9848/AD9849
–13–
Bit
Content
Default
Value
Address
Width
Register Name
Register Description
AFE Registers
# Bits
56
00
01
02
03
04
05
06
07
08
09
0A
[5:0]
[1:0]
[5:0]
[3:0]
[5:0]
[1:0]
[5:0]
[5:0]
[5:0]
[5:0]
[5:0]
6
2
6
4
6
2
6
6
6
6
6
00
00
16
02
00
02
00
00
00
00
00
oprmode[5:0]
oprmode[7:6]
ccdgain[5:0]
ccdgain[9:6]
refblack[5:0]
refblack[7:6]
ctlmode
pxga gain0
pxga gain1
pxga gain2
pxga gain3
AFE Operation Mode (See AFE Register Breakdown)
VGA Gain
Black Clamp Level
Control Mode (See AFE Register Breakdown)
PxGA Color 0 Gain
PxGA Color 1 Gain
PxGA Color 2 Gain
PxGA Color 3 Gain
Miscellaneous/Extra
# Bits
26
16
17
18
19
1A
1B
1C
[0]
[5:0]
[5:0]
[0]
[0]
[5:0]
[0]
1
6
6
1
1
6
1
00
00
00
00
00
00
00
out_cont
update[5:0]
update[11:6]
preventupdate
readback
doutphase
disablerestore
Output Control (0 = Make All Outputs DC Inactive)
Serial Data Update Control (Sets the line within the field
for serial data update to occur.)
Prevent the Update of the “VD/HD Updated” Registers
Serial Interface Readback Enable
DOUT Phase Control
Disable CCDIN DC Restore Circuit During PBLK
(1 = Disable)
VD/HD Active Polarity (0 = Low Active, 1 = High Active)
Internal Field Pulse Value (0 = Next Field Odd,
1 = Next Field Even)
Re-Sync hblk to h1 Clock
Addresses 20 to 25 Reserved for Internal Test Modes
TG Core Reset_Bar (0 = Hold TG Core in Reset,
1 = Resume Normal Operation)
1D
1E
[0]
[0]
1
1
00
01
vdhdpol
fieldval
1F
20
26
[0]
1
00
hblkretime
internal test mode
tgcore_rstb
[0]
1
00
Notes about Accessing a Double-Wide Register
There are many double-wide registers in the AD9848/AD9849, for example: oprmode, clpdmtog1_0, clpdmscp3, etc. These regis-
ters are configured into two consecutive 6-bit registers with the least significant six bits located in the lower of the two addresses and
the remaining most significant bits located in the higher of the two addresses. For example, the 6 LSBs of the clpdmscp3 regis-
ter, clpdmscp3[5:0], are located at address 0x81. The most significant six bits of the clpdmscp3 register, clpdmscp3[11:6], are
located at address 0x82. The following rules must be followed when accessing double-wide registers:
1. When accessing a double-wide register, BOTH addresses must be written to.
2. The lower of the two consecutive addresses for the double-wide register must be written to first. In the example of the clpdmscp3
register, the contents of address 0x81 must be written first followed by the contents of address 0x82. The register will be updated
after the completion of the write to register 0x82, either at the next SL rising edge or next VD/HD falling edge.
3. A single write to the lower of the two consecutive addresses of a double-wide register that is not followed by a write to the higher
address of the registers, is not permitted. This will not update the register.
4. A single write to the higher of the two consecutive addresses of a double-wide register that is not preceded by a write to the lower
of the two address, is not permitted. Although the write to the higher address will update the full double-wide register, the lower
six bits of the register will be written with an indeterminate value if the lower address was not written first.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9849KST | CCD Signal Processors with Integrated Timing Driver |
| AD9851 | CMOS 180 MHz DDS/DAC Synthesizer |
| AD9852 | CMOS 300MHz Complete-DDS Synthesizer |
| AD9853 | Programmable Digital QPSK/16-QAM Modulator(可編程數(shù)字的四相移鍵控/16-正交幅度調(diào)制的調(diào)節(jié)器) |
| AD9854 | CMOS 300MHz Quadrature Complete-DDS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9849AKST | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V/3.3V/5V 48-Pin LQFP 制造商:Analog Devices 功能描述:AFE VID 1ADC 12-BIT 3V/3V/3.3V/3.3V/3.3V/3.3V/3.3V/5V/5V 48L - Trays 制造商:Rochester Electronics LLC 功能描述:12 BIT 30 MSPS SIGNAL PROCESSOR - Tape and Reel |
| AD9849AKSTRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V/3.3V/5V 48-Pin LQFP T/R 制造商:Analog Devices 功能描述:AFE VID 1ADC 12-BIT 3V/3V/3.3V/3.3V/3.3V/3.3V/3.3V/5V/5V 48L - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:12 BIT 30 MSPS SIGNAL PROCESSOR - Tape and Reel |
| AD9849AKSTZ | 功能描述:IC CCD SIGNAL PROC 12BIT 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:觸控式傳感器 輸入類(lèi)型:數(shù)字 輸出類(lèi)型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類(lèi)型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9849AKSTZRL | 功能描述:IC CCD SIGNAL PROC 12BIT 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:觸控式傳感器 輸入類(lèi)型:數(shù)字 輸出類(lèi)型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類(lèi)型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9849KST | 制造商:Rochester Electronics LLC 功能描述:12 BIT 25 MSPS 5V AFE & T - Tape and Reel 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。