- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373970 > AD9883KST-110 (ANALOG DEVICES INC) 110 MSPS Analog Interface for Flat Panel Displays PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9883KST-110 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | 110 MSPS Analog Interface for Flat Panel Displays |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 封裝： | PLASTIC, LQFP-80 |
| 文件頁數(shù)： | 10/24頁 |
| 文件大小： | 177K |
| 代理商： | AD9883KST-110 |
REV. 0
AD9883
–10–
4. The 5-Bit Phase Adjust Register. The phase of the generated
sampling clock may be shifted to locate an optimum sampling
point within a clock cycle. The Phase Adjust register provides
32 phase-shift steps of 11.25
°
each. The Hsync signal with
an identical phase shift is available through the HSOUT pin.
The COAST pin is used to allow the PLL to continue to
run at the same frequency, in the absence of the incoming
HSYNC signal or during disturbances in Hsync (such as
equalization pulses). This may be used during the vertical
sync period, or any other time that the HSYNC signal is
unavailable. The polarity of the COAST signal may be set
through the Coast Polarity Register. Also, the polarity of the
HSYNC signal may be set through the HSYNC Polarity
Register. For both HSYNC and COAST, a value of “1” is
active high.
Power Management
The AD9883 uses the activity detect circuits, the active inter-
face bits in the serial bus, the active interface override bits, and
the power-down bit to determine the correct power state. There
are three power states, full-power, seek mode, and power-down.
Table IV summarizes how the AD9883 determines what power
mode to be in and what circuitry is powered on/off in each of
these modes. The power-down command has priority and then
the automatic circuitry.
Table IV. Power-Down Mode Descriptions
Inputs
Power-
Down
1
Sync
Detect
2
Powered On or
Comments
Mode
Full-Power
1
1
Everything
Seek Mode
1
0
Serial Bus, Sync
Activity Detect, SOG,
Bandgap Reference
Power-Down
0
X
Serial Bus, Sync
Activity Detect, SOG,
Bandgap Reference
NOTES
1
Power-Down is controlled via Bit 1 in serial bus register 0Fh.
2
Sync Detect is determined by OR-ing Bits 7, 4, and 1 in serial bus register 14h.
The PLL characteristics are determined by the loop filter design,
by the PLL Charge Pump Current and by the VCO range setting.
The loop filter design is illustrated in Figure 6. Recommended
settings of VCO range and charge pump current for VESA
standard display modes are listed in Table V.
C
P
0.0039 F
0.039 F C
Z
3.3k R
Z
FILT
PV
D
Figure 6. PLL Loop Filter Detail
Four programmable registers are provided to optimize the per-
formance of the PLL. These registers are:
1. The 12-Bit Divisor Register. The input Hsync frequencies
range from 15 kHz to 110 kHz. The PLL multiplies the
frequency of the Hsync signal, producing pixel clock fre-
quencies in the range of 12 MHz to 110 MHz. The Divisor
Register controls the exact multiplication factor. This regis-
ter may be set to any value between 221 and 4095. (The
divide ratio that is actually used is the programmed divide
ratio plus one.)
2. The 2-Bit VCO Range Register. To improve the noise per-
formance of the AD9883, the VCO operating frequency
range is divided into three overlapping regions. The VCO
Range Register sets this operating range. The frequency ranges
for the lowest and highest regions are shown in Table II.
Table II. VCO Frequency Ranges
Pixel Clock Range
(MHz)
K
VCO
Gain
(MHz/V)
PV1
PV0
0
0
0
0
1
0
12–36
36–72
72–110
150
150
150
3. The 3-Bit Charge Pump Current register. This register
allows the current that drives the low pass loop filter to be
varied. The possible current values are listed in Table III.
Table III. Charge Pump Current/Control Bits
Ip2
Ip1
Ip0
Current ( A)
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
50
100
150
250
350
500
750
1500
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9883 | 110 MSPS Analog Interface for Flat Panel Displays |
| AD9886 | Analog Interface for Flat Panel Displays |
| AD9886KS-100 | Analog Interface for Flat Panel Displays |
| AD9886KS-140 | Analog Interface for Flat Panel Displays |
| AD9898 | CCD Signal Processor with Precision Timing⑩ Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9884 | 制造商:AD 制造商全稱:Analog Devices 功能描述:100 MSPS/140 MSPS Analog Flat Panel Interface |
| AD9884A | 制造商:AD 制造商全稱:Analog Devices 功能描述:100 MSPS/140 MSPS Analog Flat Panel Interface |
| AD9884A/PCB | 制造商:Analog Devices 功能描述:140 MSPS GRAPHICS DIGITIZER |
| AD9884AKS-100 | 制造商:Analog Devices 功能描述:ADC Triple 100Msps 8-bit Parallel 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:100 MSPS GRAPHICS DIGITIZER - Bulk 制造商:Analog Devices 功能描述:IC INTERFACE GRAPHIC |
| AD9884AKS-140 | 制造商:Analog Devices 功能描述:ADC Triple 140Msps 8-bit Parallel 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:140 MSPS GRAPHICS DIGITIZER - Bulk 制造商:Analog Devices 功能描述:IC INTERFACE GRAPHIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。