- 您現在的位置：買賣IC網 > PDF目錄373973 > AD9995KCP (ANALOG DEVICES INC) 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator PDF資料下載
參數資料
| 型號： | AD9995KCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC56 |
| 封裝： | 8 X 8 MM, MO-220-VLLD-2, LFCSP-56 |
| 文件頁數： | 17/60頁 |
| 文件大小： | 1593K |
| 代理商： | AD9995KCP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9995
–17–
Table V. Vertical Pattern Group Registers
Register
VPOL
VTOG1
VTOG2
VTOG3
VTOG4
VPATLEN
FREEZE1
RESUME1
FREEZE2
RESUME2
Length
1b
12b
12b
12b
12b
12b
12b
12b
12b
12b
Range
High/Low
0–4096 Pixel Location
0–4096 Pixel Location
0–4096 Pixel Location
0–4096 Pixel Location
0–4096 Pixels
0–4096 Pixel Location
0–4096 Pixel Location
0–4096 Pixel Location
0–4096 Pixel Location
Description
Starting Polarity of Each V1–V6 Output
First Toggle Position within Line for Each V1–V6 Output
Second Toggle Position within Line for Each V1–V6 Output
Third Toggle Position within Line for Each V1–V6 Output
Fourth Toggle Position, only Available in V-Pattern Groups 8 and 9
Total Length of Each V-Pattern Group
Holds the V1–V6 Outputs at Their Current Levels (Static DC)
Resumes Operation of the V1–V6 Outputs to Finish Their Pattern
Holds the V1–V6 Outputs at Their Current Levels (Static DC)
Resumes Operation of the V1–V6 Outputs to Finish Their Pattern
HD
V1
PROGRAMMABLE SETTINGS FOR EACH V-PATTERN:
1. START POLARITY
2. FIRST TOGGLE POSITION
3. SECOND TOGGLE POSITION (3RD TOGGLE POSITION ALSO AVAILABLE, 4TH TOGGLE POSITION AVAILABLE FOR V-PATTERN GROUPS 8 AND 9)
4. TOTAL PATTERN LENGTH FOR ALL V1-V6 OUTPUTS
START POSITION OF V-PATTERN GROUP IS PROGRAMMABLE IN V-SEQUENCE REGISTERS
4
1
2
3
V2
1
2
3
V6
1
2
3
Figure 16. Vertical Pattern Group Programmability
Vertical Pattern Groups (VPAT)
The vertical pattern groups define the individual pulse patterns
for each V1–V6 output signal. Table V summarizes the registers
available for generating each of the 10 V-pattern groups. The start
polarity (VPOL) determines the starting polarity of the vertical
sequence, and can be programmed high or low for each V1–V6
output. The first, second, and third toggle position (VTOG1,
VTOG2, VTOG3) are the pixel locations within the line where
the pulse transitions. A fourth toggle position (VTOG4) is also
available for V-Pattern Groups 8 and 9. All toggle positions are
12-bit values, allowing their placement anywhere in the hori-
zontal line. A separate register, VPATSTART, specifies the start
position of the V-pattern group within the line (see the Vertical
Sequences section). The VPATLEN register designates the total
length of the V-pattern group, which will determine the number
of pixels between each of the pattern repetitions, when repetitions
are used (see the Vertical Sequences section).
The FREEZE and RESUME registers are used to temporarily
stop the operation of the V1–V6 outputs. At the pixel location
specified in the FREEZE register, the V1–V6 outputs will be
held static at their current dc state, high or low. The V1–V6
outputs are held until the pixel location specified by RESUME
register. Two sets of FREEZE/RESUME registers are pro-
vided, allowing the vertical outputs to be interrupted twice in
the same line. The FREEZE and RESUME positions are pro-
grammed in the V-pattern group registers, but are separately
enabled using the VMASK registers, which are described in the
Vertical Sequence section.
REV. 0
相關PDF資料 |
PDF描述 |
|---|---|
| AD9995KCPRL | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| AD9995 | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| ADA4000-2ARMZ-RL | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1 | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1_07 | Low Cost, Precision JFET Input Operational Amplifiers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9995KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 56-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9995KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9996BBCZ | 制造商:Rochester Electronics LLC 功能描述:14B 40 MSPS AFETG CONVERTER - Bulk |
發布緊急采購，3分鐘左右您將得到回復。