- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373973 > AD9995KCP (ANALOG DEVICES INC) 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9995KCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 消費(fèi)家電 |
| 英文描述： | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC56 |
| 封裝： | 8 X 8 MM, MO-220-VLLD-2, LFCSP-56 |
| 文件頁(yè)數(shù)： | 52/60頁(yè) |
| 文件大小： | 1593K |
| 代理商： | AD9995KCP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)當(dāng)前第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)
AD9995
–52–
Table XLII. V-Sequence 5 (VSEQ5) Register Map
Data Bit Default
Address Content
A8
Value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register Name
HBLKMASK_5
CLPOBPOL_5
PBLKPOL_5
VPATSEL_5
VMASK_5
HBLKALT_5
UNUSED
VPATREPO_5
VPATREPE_5
VPATSTART_5
HDLEN_5
PBLKTOG1_5
PBLKTOG2_5
HBLKTOG1_5
HBLKTOG2_5
HBLKTOG3_5
HBLKTOG4_5
HBLKTOG5_5
HBLKTOG6_5
CLPOBTOG1_5
CLPOBTOG2_5
Description
Masking Polarity during HBLK. H1 [0]. H3 [1].
CLPOB Start Polarity
PBLK Start Polarity
Selected V-Pattern Group for V-Sequence 5
Enable Masking of V-Outputs (Specified by FREEZE/RESUME Registers)
Enable HBLK Alternation
Unused
Number of Selected V-Pattern Group Repetitions for Odd Lines
Number of Selected V-Pattern Group Repetitions for Even Lines
Start Position in the Line for the Selected V-Pattern Group
HD Line Length (Number of Pixels) for V-Sequence 5
PBLK Toggle Position 1 for V-Sequence 5
PBLK Toggle Position 2 for V-Sequence 5
HBLK Toggle Position 1 for V-Sequence 5
HBLK Toggle Position 2 for V-Sequence 5
HBLK Toggle Position 3 for V-Sequence 5
HBLK Toggle Position 4 for V-Sequence 5
HBLK Toggle Position 5 for V-Sequence 5
HBLK Toggle Position 6 for V-Sequence 5
CLPOB Toggle Position 1 for V-Sequence 5
CLPOB Toggle Position 2 for V-Sequence 5
[1:0]
[2]
[3]
[7:4]
[9:8]
[11:10]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
A9
AA
AB
AC
AD
AE
AF
Table XLIII. V-Sequence 6 (VSEQ6) Register Map
Data Bit Default
Address Content
B0
Value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register Name
HBLKMASK_6
CLPOBPOL_6
PBLKPOL_6
VPATSEL_6
VMASK_6
HBLKALT_6
UNUSED
VPATREPO_6
VPATREPE_6
VPATSTART_6
HDLEN_6
PBLKTOG1_6
PBLKTOG2_6
HBLKTOG1_6
HBLKTOG2_6
HBLKTOG3_6
HBLKTOG4_6
HBLKTOG5_6
HBLKTOG6_6
CLPOBTOG1_6
CLPOBTOG2_6
Description
Masking Polarity during HBLK. H1 [0]. H3 [1].
CLPOB StartPolarity
PBLK Start Polarity
Selected V-Pattern Group for V-Sequence 6
Enable Masking of V-Outputs (Specified by FREEZE/RESUME Registers)
Enable HBLK Alternation
Unused
Number of Selected V-Pattern Group Repetitions for Odd Lines
Number of Selected V-Pattern Group Repetitions for Even Lines
Start Position in the Line for the Selected V-Pattern Group
HD Line Length (Number of Pixels) for V-Sequence 6
PBLK Toggle Position 1 for V-Sequence 6
PBLK Toggle Position 2 for V-Sequence 6
HBLK Toggle Position 1 for V-Sequence 6
HBLK Toggle Position 2 for V-Sequence 6
HBLK Toggle Position 3 for V-Sequence 6
HBLK Toggle Position 4 for V-Sequence 6
HBLK Toggle Position 5 for V-Sequence 6
HBLK Toggle Position 6 for V-Sequence 6
CLPOB Toggle Position 1 for V-Sequence 6
CLPOB Toggle Position 2 for V-Sequence 6
[1:0]
[2]
[3]
[7:4]
[9:8]
[11:10]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
B1
B2
B3
B4
B5
B6
B7
REV. 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9995KCPRL | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| AD9995 | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| ADA4000-2ARMZ-RL | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1 | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1_07 | Low Cost, Precision JFET Input Operational Amplifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9995KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 56-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9995KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:觸控式傳感器 輸入類(lèi)型:數(shù)字 輸出類(lèi)型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類(lèi)型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:觸控式傳感器 輸入類(lèi)型:數(shù)字 輸出類(lèi)型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類(lèi)型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9996BBCZ | 制造商:Rochester Electronics LLC 功能描述:14B 40 MSPS AFETG CONVERTER - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。