- 您現在的位置：買賣IC網 > PDF目錄373975 > ADATE207 (Analog Devices, Inc.) Quad Pin Timing Formatter PDF資料下載
參數資料
| 型號： | ADATE207 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Quad Pin Timing Formatter |
| 中文描述： | 四針計時格式化 |
| 文件頁數： | 14/36頁 |
| 文件大小： | 374K |
| 代理商： | ADATE207 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ADATE207
Rev. 0 | Page 14 of 36
T0
M
C
M
M
T0
M
INPUT_DELAY
C
4
4
11
C
11
PROGRAMMABLE
RTD DELAY [0:31]
C
1
C
DUT
C
FIFO
2
T0
PROGRAMMABLE
T0 DELAY [0:30]
T0
T0
3
PAT_PATDATA
FAIL
DUTDATA
LEGEND
1
RTD COMPENSATION
CLK400
PIPELINE
REGISTER
MCLK
PIPELINE
REGISTER
T0
PIPELINE
REGISTER
0
Figure 8. Pipeline Diagram
Dual comparator inputs of the even channels (0 and 2) are
routed to the compare logic of adjacent channels to provide
×2 multiplexing. In ×2 multiplexing, Pin 0 and Pin 2 comparator
inputs route to Pin 1 and Pin 3, respectively, providing up to
eight compare events per cycle on the multiplexed channels.
PIPELINE CONSIDERATIONS
For proper functionality, drive actions, compare events, and fail
accumulation mask requirements need to be coordinated within
the device by adjusting the internal delay paths. The ADATE207
provides two programmable delay paths, the RTD pipeline and
the T0 alignment pipeline, as shown in Figure 8. The pattern
input and output signals are synchronous with the MCLK and
pipelined on T0 periods.
Figure 8 shows the pipeline diagram of the ADATE207. The T0
delay pipeline is programmable. It must be sufficiently deep to
cover the round trip delay compensation, yet no deeper than
the FIFO depth of the fail logic.
The minimum T0 alignment pipeline depth needed is
dependent on the programmed RTD compensation. The
programmed T0 alignment pipeline depth must conform to the
values listed in Table 10. The maximum number of 30 can be
used in any circumstance. Depending upon the MCLK rate and
the programmed RTD compensation, a smaller pipeline depth
can be used.
Table 10. T0 Pipeline Requirements
T0 Alignment Pipelines
Minimum
10.5 + RTD/4
Maximum
30
MCLK
Q
D
CE
T0 PIPELINE
PER_EARLY_T0EN
PER_EARLY_C0EN
PAT_PATDATA_x[7:0]
PAT_DATA_VALID
PAT_MASK[3:0]
INPUT_DELAY[7:0]
0
Figure 9. PER_EARLY_T0EN Pipelining
Figure 9 shows the pipelining of PER_EARLY_T0EN (the
period start signal). It is pipelined with MCLK to control the T0
pipelines within the chip. It uses two MCLK pipelines within
the chip to distribute the PER_EARLY_T0EN signal to all of the
T0 pipeline registers.
PER_EARLY_T0EN and PER_EARLY_C0EN, the period start
signals, and the global INPUT_DELAY signals are pipelined
into the ADATE207 with different depths. The PER_EARLY_T0EN
and PER_EARLY_C0EN are pipelined with two MCLK pipelines
prior to the enable pins of the T0 clocked pipelines. The
INPUT_DELAY signals are not pipelined on T0 clock pipelines,
but have only two MCLK pipelines prior to use by the timing
generators.
Figure 10 shows the relative pipelines for INPUT_DELAY and
the period enables.
相關PDF資料 |
PDF描述 |
|---|---|
| ADATE207BBP | Quad Pin Timing Formatter |
| ADATE207BBPZ | Quad Pin Timing Formatter |
| ADAU1401 | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ-RL | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADATE207BBP | 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:OPEN MARKET TIMING PRODUCT |
| ADATE207BBPZ | 功能描述:IC TIMING FORMATTER QUAD 256BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1 系列:- 類型:時鐘/頻率發生器，多路復用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| ADATE209 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver |
| ADATE209BBCZ | 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube |
| ADATE209BCPZ | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。