欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADATE207BBPZ
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: Quad Pin Timing Formatter
中文描述: SPECIALTY CONSUMER CIRCUIT, PBGA256
封裝: ROHS COMPLIANT, MO-192-BAL-2, LBGA-256
文件頁數: 13/36頁
文件大小: 374K
代理商: ADATE207BBPZ
ADATE207
Rev. 0 | Page 13 of 36
2.5
2.0
1.5
1.0
0.5
0
0
70
10
20
30
40
50
60
TYPICAL VERNIER
0
DELAY CODE
(
Figure 7. Delay Curve of a Typical Vernier
DRIVE AND COMPARE LOGIC
The drive logic consists of two high speed differential reset/set
flip flops controlling the drive data and drive enable signals.
They are controlled from the four events per channel, enabled
via decode of the event code. In addition, the flip flops can be
controlled from an adjacent channel event in a multiplex mode.
The four-channel device can be multiplexed such that there are
either four pins with four events each, or two pins with eight
events each.
The compare logic supports dual level comparators for voltage
comparisons against V
OL
and V
OH
levels. The comparator outputs
are checked against four possible states, low (less than V
OL
), high
(greater than V
OH
), off or midband (between V
OL
and V
OH
), and
valid (either above V
OH
or below V
OL
). The high comparator
inputs (COMP_H) are Logic 1 when the DUT output is greater
than V
OH
. The low comparator inputs (COMP_L) are Logic 1
when the DUT output is greater than V
OL
.
The compare logic supports both single edge and window com-
parisons and can support up to four comparisons per cycle using
the four events. Each comparison can generate a fail, accumulating
per pin with individual fail counters. Fail outputs are resynchro-
nized to T0 and output for fail processing.
Fails can be masked on a per edge basis and match mode is
supported. Masking of failures prevents incrementing of the fail
counter and the setting of the accumulated fail registers. It does
not prevent the fail signals from reflecting the comparison state
of the expect edge. Strobe comparison fails are associated with
the timing edge that generates the strobe.
A pair of timing edges can be used to create a window of time
over which to check the DUT output levels. Timing Edge D0
and Timing Edge D1 form a window with D0 opening the
window and D1 closing the window. Timing Edge D2 and
Timing Edge D3 are similarly employed for window
comparisons. Window comparison fails are associated with the
timing edge that generates the window close strobe. Window
failures only come out on D1 or D3 edges. Table 9 shows the
relationship between the edges on which the fails are detected
and the bit position on the PAT_FAIL pins.
Table 9. Edge and Window Fail Bit Descriptions
Bit
3
Fail
1
PAT_FAIL_x[3]
Description
Edge D3 Fail and Window
D2/D3 Fail
Edge D2 Fail
Edge D1 Fail and Window
D0/D1 Fail
Edge D0 Fail
Fail
Mask Bit
PAT_MASK[3]
2
1
PAT_FAIL_x[2]
PAT_FAIL_x[1]
PAT_MASK[2]
PAT_MASK[1]
0
PAT_FAIL_x[0]
PAT_MASK[0]
1
PAT_FAIL_x refers to Channel 0 to Channel 3
.
PAT_MASK inputs mask failures across the channels for four
possible edges. Asserting PAT_MASK[0] masks failures for
Timing Edge D0. When failures are masked, the accumulated fail
register is not asserted, and the fail counts are not incremented. The
PAT_FAIL_x outputs remain asserted if the expected vector is
not seen allowing for match mode applications.
相關PDF資料
PDF描述
ADAU1401 SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401YSTZ SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401YSTZ-RL SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1513 Class-D Audio Power Stage
ADAU1513ACPZ Class-D Audio Power Stage
相關代理商/技術參數
參數描述
ADATE209 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver
ADATE209BBCZ 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube
ADATE209BCPZ 制造商:Analog Devices 功能描述:
ADATE302-02 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU
ADATE302-02BBCZ 功能描述:IC DCL ATE 500MHZ DUAL 84CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝
主站蜘蛛池模板: 丰县| 廊坊市| 太谷县| 鄂托克旗| 苗栗市| 神池县| 蒙阴县| 建瓯市| 井陉县| 调兵山市| 顺昌县| 铜川市| 南溪县| 金山区| 思茅市| 霍山县| 康定县| 大石桥市| 巩义市| 平利县| 达拉特旗| 巨野县| 屏山县| 通江县| 平凉市| 宝坻区| 客服| 白银市| 师宗县| 昌宁县| 保山市| 博罗县| 万盛区| 颍上县| 沂源县| 松原市| 冷水江市| 太仓市| 陕西省| 荆州市| 齐齐哈尔市|