欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADATE207BBPZ
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: Quad Pin Timing Formatter
中文描述: SPECIALTY CONSUMER CIRCUIT, PBGA256
封裝: ROHS COMPLIANT, MO-192-BAL-2, LBGA-256
文件頁數: 14/36頁
文件大小: 374K
代理商: ADATE207BBPZ
ADATE207
Rev. 0 | Page 14 of 36
T0
M
C
M
M
T0
M
INPUT_DELAY
C
4
4
11
C
11
PROGRAMMABLE
RTD DELAY [0:31]
C
1
C
DUT
C
FIFO
2
T0
PROGRAMMABLE
T0 DELAY [0:30]
T0
T0
3
PAT_PATDATA
FAIL
DUTDATA
LEGEND
1
RTD COMPENSATION
CLK400
PIPELINE
REGISTER
MCLK
PIPELINE
REGISTER
T0
PIPELINE
REGISTER
0
Figure 8. Pipeline Diagram
Dual comparator inputs of the even channels (0 and 2) are
routed to the compare logic of adjacent channels to provide
×2 multiplexing. In ×2 multiplexing, Pin 0 and Pin 2 comparator
inputs route to Pin 1 and Pin 3, respectively, providing up to
eight compare events per cycle on the multiplexed channels.
PIPELINE CONSIDERATIONS
For proper functionality, drive actions, compare events, and fail
accumulation mask requirements need to be coordinated within
the device by adjusting the internal delay paths. The ADATE207
provides two programmable delay paths, the RTD pipeline and
the T0 alignment pipeline, as shown in Figure 8. The pattern
input and output signals are synchronous with the MCLK and
pipelined on T0 periods.
Figure 8 shows the pipeline diagram of the ADATE207. The T0
delay pipeline is programmable. It must be sufficiently deep to
cover the round trip delay compensation, yet no deeper than
the FIFO depth of the fail logic.
The minimum T0 alignment pipeline depth needed is
dependent on the programmed RTD compensation. The
programmed T0 alignment pipeline depth must conform to the
values listed in Table 10. The maximum number of 30 can be
used in any circumstance. Depending upon the MCLK rate and
the programmed RTD compensation, a smaller pipeline depth
can be used.
Table 10. T0 Pipeline Requirements
T0 Alignment Pipelines
Minimum
10.5 + RTD/4
Maximum
30
MCLK
Q
D
CE
T0 PIPELINE
PER_EARLY_T0EN
PER_EARLY_C0EN
PAT_PATDATA_x[7:0]
PAT_DATA_VALID
PAT_MASK[3:0]
INPUT_DELAY[7:0]
0
Figure 9. PER_EARLY_T0EN Pipelining
Figure 9 shows the pipelining of PER_EARLY_T0EN (the
period start signal). It is pipelined with MCLK to control the T0
pipelines within the chip. It uses two MCLK pipelines within
the chip to distribute the PER_EARLY_T0EN signal to all of the
T0 pipeline registers.
PER_EARLY_T0EN and PER_EARLY_C0EN, the period start
signals, and the global INPUT_DELAY signals are pipelined
into the ADATE207 with different depths. The PER_EARLY_T0EN
and PER_EARLY_C0EN are pipelined with two MCLK pipelines
prior to the enable pins of the T0 clocked pipelines. The
INPUT_DELAY signals are not pipelined on T0 clock pipelines,
but have only two MCLK pipelines prior to use by the timing
generators.
Figure 10 shows the relative pipelines for INPUT_DELAY and
the period enables.
相關PDF資料
PDF描述
ADAU1401 SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401YSTZ SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401YSTZ-RL SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1513 Class-D Audio Power Stage
ADAU1513ACPZ Class-D Audio Power Stage
相關代理商/技術參數
參數描述
ADATE209 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver
ADATE209BBCZ 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube
ADATE209BCPZ 制造商:Analog Devices 功能描述:
ADATE302-02 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU
ADATE302-02BBCZ 功能描述:IC DCL ATE 500MHZ DUAL 84CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝
主站蜘蛛池模板: 博罗县| 北安市| 河池市| 上林县| 文成县| 云和县| 乌海市| 土默特左旗| 金溪县| 翼城县| 太谷县| 尼木县| 三门峡市| 夹江县| 高密市| 奉化市| 安化县| 淳安县| 凤山县| 贵南县| 江源县| 松桃| 蚌埠市| 东山县| 广安市| 澎湖县| 衢州市| 徐汇区| 大丰市| 高淳县| 芜湖市| 桐乡市| 泰州市| 台东市| 隆德县| 华宁县| 恭城| 合水县| 礼泉县| 金塔县| 柞水县|