欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): ADF4154BRU-REEL7
廠商: ANALOG DEVICES INC
元件分類: XO, clock
英文描述: Fractional-N Frequency Synthesizer
中文描述: PLL FREQUENCY SYNTHESIZER, 4000 MHz, PDSO16
封裝: MO-153AB, TSSOP-16
文件頁數(shù): 6/20頁
文件大小: 470K
代理商: ADF4154BRU-REEL7
ADF4154
PIN CONFIGURATION AND PIN FUNCTION DESCRIPTIONS
Rev. 0 | Page 6 of 20
ADF4154
TOP VIEW
(Not to Scale)
AGND
4
RF
IN
B
RF
IN
A
AV
DD
REF
IN
5
6
7
8
LE
DATA
CLK
SDV
DD
DGND
13
12
11
10
R
SET
CP
1
2
CPGND
3
V
P
DV
DD
MUXOUT
16
15
14
9
0
Figure 3. TSSOP Pin Configuration
0
15
MUXOUT
LE
DATA
CLK
SDV
DD
11
14
13
12
1
2
3
4
5
2
6
7
8
9
1
D
D
R
I
A
D
A
D
RF
IN
A
RF
IN
B
AGND
AGND
CPGND
1
1
1
1
ADF4154
TOP VIEW
C
R
S
V
P
D
D
D
D
PIN 1
Figure 4. LFCSP Pin Configuration
Table 4. Pin Function Descriptions
TSSOP
LFCSP
1
19
Mnemonic
R
SET
Description
Connecting a resistor between this pin and ground sets the maximum charge pump output current.
The relationship between I
CP
and R
SET
is
5
25
I
SET
CP
R
.
max
=
where
R
SET
= 5.1 k and
I
CPma
x
= 5 mA.
Charge Pump Output. When enabled, this provides ±I
CP
to the external loop filter, which in turn drives
the external VCO.
Charge Pump Ground. This is the ground return path for the charge pump.
Analog Ground. This is the ground return path of the prescaler.
Complementary Input to the RF Prescaler. This point should be decoupled to the ground plane with a
small bypass capacitor, typically 100 pF (see Figure 18).
Input to the RF Prescaler. This small-signal input is normally ac-coupled from the VCO.
Positive Power Supply for the RF Section. Decoupling capacitors to the digital ground plane should be
placed as close as possible to this pin. AV
DD
has a value of 3 V ± 10%. AV
DD
must have the same voltage
as DV
DD
.
Reference Input. This is a CMOS input with a nominal threshold of V
DD
/2 and an equivalent input
resistance of 100 k (see Figure 17). This input can be driven from a TTL or CMOS crystal oscillator, or it
can be ac-coupled.
Digital Ground.
Σ
- Power. Decoupling capacitors to the digital ground plane should be placed as close as possible to
this pin. SDV
DD
has a value of 3 V ± 10%. SDV
DD
must have the same voltage as DV
DD
.
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched
into the shift register on the CLK rising edge. This input is a high impedance CMOS input.
Serial Data Input. The serial data is loaded MSB first with the two LSBs as the control bits. This input is a
high impedance CMOS input.
Load Enable, CMOS Input. When LE is high, the data stored in the shift registers is loaded into one of
the four latches, the latch being selected using the control bits.
This multiplexer output allows either the RF lock detect, the scaled RF, or the scaled reference
frequency to be accessed externally.
Positive Power Supply for the Digital Section. Decoupling capacitors to the digital ground plane should
be placed as close as possible to this pin. DV
DD
has a value of 3 V ± 10%. DV
DD
must have the same
voltage as AV
DD
.
Charge Pump Power Supply. This should be greater than or equal to V
DD
. In systems where V
DD
is 3 V, it
can be set to 5.5 V and used to drive a VCO with a tuning range of up to 5.5 V.
2
20
CP
3
4
5
1
2, 3
4
CPGND
AGND
RF
IN
B
6
7
5
6, 7
RF
IN
A
AV
DD
8
8
REF
IN
9
10
9, 10
11
DGND
SDV
DD
11
12
CLK
12
13
DATA
13
14
LE
14
15
MUXOUT
15
16, 17
DV
DD
16
18
V
P
相關(guān)PDF資料
PDF描述
ADF4193 Low Phase Noise, Fast Settling PLL Frequency Synthesizer
ADF4193BCPZ Low Phase Noise, Fast Settling PLL Frequency Synthesizer
ADF4193BCPZ-RL Low Phase Noise, Fast Settling PLL Frequency Synthesizer
ADF4193BCPZ-RL7 Low Phase Noise, Fast Settling PLL Frequency Synthesizer
ADF4207BRU Dual RF PLL Frequency Synthesizers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4154BRUZ 功能描述:IC FRAC-N FREQ SYNTH 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
ADF4154BRUZ-RL 功能描述:IC FRACTION-N FREQ SYNTH 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4154BRUZ-RL7 功能描述:IC FRACTION-N FREQ SYNTH 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
ADF4155BCPZ 功能描述:IC PLL FRAC-N FREQ SYNTH 20LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 類型:* PLL:是 輸入:LVDS,LVPECL 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/無 頻率 - 最大值:4GHz 分頻器/倍頻器:是/無 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-WFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:24-LFCSP-WQ(4x4) 標(biāo)準(zhǔn)包裝:1
ADF4155BCPZ-RL7 功能描述:IC PLL FRAC-N FREQ SYNTH 20LFCSP 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 類型:* PLL:是 輸入:LVDS,LVPECL 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/無 頻率 - 最大值:4GHz 分頻器/倍頻器:是/是 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-WFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:24-LFCSP-WQ(4x4) 標(biāo)準(zhǔn)包裝:1,500
主站蜘蛛池模板: 利川市| 双鸭山市| 东乡| 海阳市| 金昌市| 德惠市| 报价| 余姚市| 灯塔市| 英吉沙县| 阿拉善右旗| 巴林左旗| 阿拉善盟| 雅江县| 远安县| 临沂市| 大姚县| 金溪县| 兴和县| 宜宾市| 东光县| 焦作市| 雷州市| 开江县| 子长县| 阳城县| 邢台市| 海盐县| 招远市| 静安区| 集贤县| 阳城县| 宽城| 萨嘎县| 绵竹市| 理塘县| 邵武市| 兴隆县| 都江堰市| 通化县| 余庆县|